参数资料
型号: WJLXT971ALE.A4-857346
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-64
文件页数: 8/80页
文件大小: 931K
代理商: WJLXT971ALE.A4-857346
Page 16
Cortina Systems LXT972A Single-Port 10/100 Mbps PHY Transceiver
LXT972A PHY
Datasheet
249186, Revision 5.2
13 September 2007
4.0 Signal Descriptions
Table 5
MII Data Interface Signal Descriptions
LQFP
Pin#
Symbol
Type
Signal Description
60
59
58
57
TXD3
TXD2
TXD1
TXD0
I
Transmit Data.
TXD is a group of parallel data signals that are driven by the MAC.
TXD[3:0] transition synchronously with respect to TX_CLK.
TXD[0] is the least-significant bit.
56
TX_EN
I
Transmit Enable.
The MAC asserts this signal when it drives valid data on TXD.
This signal must be synchronized to TX_CLK.
55
TX_CLK
O
Transmit Clock.
TX_CLK is sourced by the PHY in both 10 and 100 Mbps operations.
2.5 MHz for 10 Mbps operation
25 MHz for 100 Mbps operation.
45
46
47
48
RXD3
RXD2
RXD1
RXD0
O
Receive Data.
RXD is a group of parallel signals that transition synchronously with
respect to RX_CLK.
RXD[0] is the least-significant bit.
49
RX_DV
O
Receive Data Valid.
The PHY asserts this signal when it drives valid data on RXD.
This output is synchronous to RX_CLK.
53
RX_ER
O
Receive Error.
Signals a receive error condition has occurred.
This output is synchronous to RX_CLK.
54
TX_ER
I
Transmit Error.
Signals a transmit error condition.
This signal must be synchronized to TX_CLK.
52
RX_CLK
O
Receive Clock.
25 MHz for 100 Mbps operation.
2.5 MHz for 10 Mbps operation.
Functional Description section.
62
COL
O
Collision Detected.
The PHY asserts this output when a collision is detected.
This output remains High for the duration of the collision.
This signal is asynchronous and is inactive during full- duplex operation.
63
CRS
O
Carrier Sense.
During half-duplex operation (register bit 0.8 = 0), the PHY asserts this
output when either transmitting or receiving data packets.
During full-duplex operation (register bit 0.8 = 1), CRS is asserted only
during receive.
CRS assertion is asynchronous with respect to RX_CLK. CRS is de-
asserted on loss of carrier, synchronous to RX_CLK.
相关PDF资料
PDF描述
WJLXT972ALC.A4-857341 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT972ALC.A4-857345 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT971CA4 制造商:Intel 功能描述:
WJLXT972ALC.A4 功能描述:IC TRANS 3.3V ETHERNET 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT972ALC.A4 S E001 制造商:Intel 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP T/R
WJLXT972ALC.A4-857341 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT972ALC.A4-857345 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1 系列:- 类型:线路收发器 驱动器/接收器数:5/3 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC 包装:Digi-Reel® 产品目录页面:918 (CN2011-ZH PDF) 其它名称:296-25096-6