- 您现在的位置：买卖IC网 > PDF目录19907 > XCF01SVOG20C (Xilinx Inc)IC PROM SRL FOR 1M GATE 20-TSSOP PDF资料下载
参数资料
| 型号： | XCF01SVOG20C |
| 厂商： | Xilinx Inc |
| 文件页数： | 31/35页 |
| 文件大小： | 0K |
| 描述： | IC PROM SRL FOR 1M GATE 20-TSSOP |
| 标准包装： | 74 |
| 可编程类型： | 系统内可编程 |
| 存储容量： | 1Mb |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 产品目录页面： | 601 (CN2011-ZH PDF) |
| 其它名称： | 122-1286-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
5
R
IEEE 1149.1 Boundary-Scan (JTAG)
The Platform Flash PROM family is compatible with the IEEE
1149.1 Boundary-Scan standard and the IEEE 1532 in-
system configuration standard. A Test Access Port (TAP) and
registers are provided to support all required Boundary-Scan
instructions, as well as many of the optional instructions
specified by IEEE Std. 1149.1. In addition, the JTAG interface
is used to implement in-system programming (ISP) to facilitate
configuration, erasure, and verification operations on the
Platform Flash PROM device. Table 5 lists the required and
optional Boundary-Scan instructions supported in the
Platform Flash PROMs. Refer to the IEEE Std. 1149.1
specification for a complete description of Boundary-Scan
architecture and the required and optional instructions.
Caution! The XCFxxP JTAG TAP pause states are not fully
compliant with the JTAG 1149.1 specification. If a temporary
pause of a JTAG shift operation is required, then stop the
JTAG TCK clock and maintain the JTAG TAP within the JTAG
Shift-IR or Shift-DR TAP state. Do not transition the XCFxxP
JTAG TAP through the JTAG Pause-IR or Pause-DR TAP state
to temporarily pause a JTAG shift operation.
Instruction Register
The Instruction Register (IR) for the Platform Flash PROM
is connected between TDI and TDO during an instruction
scan sequence. In preparation for an instruction scan
sequence, the instruction register is parallel loaded with a
fixed instruction capture pattern. This pattern is shifted out
onto TDO (LSB first), while an instruction is shifted into the
instruction register from TDI.
XCFxxS Instruction Register (8 bits wide)
The Instruction Register (IR) for the XCFxxS PROM is eight
bits wide and is connected between TDI and TDO during an
instruction scan sequence. The detailed composition of the
instruction capture pattern is illustrated in Table6, page6.
The instruction capture pattern shifted out of the XCFxxS
device includes IR[7:0]. IR[7:5] are reserved bits and are set
to a logic 0. The ISC Status field, IR[4], contains logic 1 if
the device is currently in In-System Configuration (ISC)
mode; otherwise, it contains logic 0. The Security field,
IR[3], contains logic 1 if the device has been programmed
with the security option turned on; otherwise, it contains
logic 0. IR[2] is unused, and is set to '0'. The remaining bits
IR[1:0] are set to '01' as defined by IEEE Std. 1149.1.
XCFxxP Instruction Register (16 bits wide)
The Instruction Register (IR) for the XCFxxP PROM is sixteen
bits wide and is connected between TDI and TDO during an
instruction scan sequence. The detailed composition of the
instruction capture pattern is illustrated in Table 7, page 6.
The instruction capture pattern shifted out of the XCFxxP
device includes IR[15:0]. IR[15:9] are reserved bits and are set
to a logic 0. The ISC Error field, IR[8:7], contains a 10 when an
ISC operation is a success; otherwise a 01 when an In-System
Configuration (ISC) operation fails. The Erase/Program
(ER/PROG) Error field, IR[6:5], contains a 10 when an erase
or program operation is a success; otherwise a 01 when an
erase or program operation fails. The Erase/Program
(ER/PROG) Status field, IR[4], contains a logic 0 when the
device is busy performing an erase or programming operation;
otherwise, it contains a logic 1. The ISC Status field, IR[3],
contains logic 1 if the device is currently in In-System
Configuration (ISC) mode; otherwise, it contains logic 0. The
DONE field, IR[2], contains logic 1 if the sampled design
revision has been successfully programmed; otherwise, a logic
0 indicates incomplete programming. The remaining bits
IR[1:0] are set to 01 as defined by IEEE Std. 1149.1.
Table 5: Platform Flash PROM Boundary-Scan Instructions
Boundary-Scan Command
XCFxxS IR[7:0]
(hex)
XCFxxP IR[15:0]
(hex)
Instruction Description
Required Instructions
BYPASS
FF
FFFF
Enables BYPASS
SAMPLE/PRELOAD
01
0001
Enables Boundary-Scan SAMPLE/PRELOAD operation
EXTEST
00
0000
Enables Boundary-Scan EXTEST operation
Optional Instructions
CLAMP
FA
00FA
Enables Boundary-Scan CLAMP operation
HIGHZ
FC
00FC
Places all outputs in high-impedance state simultaneously
IDCODE
FE
00FE
Enables shifting out 32-bit IDCODE
USERCODE
FD
00FD
Enables shifting out 32-bit USERCODE
Platform Flash PROM Specific Instructions
CONFIG
EE
00EE
Initiates FPGA configuration by pulsing CF pin Low once.
(For the XCFxxP this command also resets the selected
design revision based on either the external REV_SEL[1:0]
pins or on the internal design revision selection bits.)(1)
Notes:
1.
For more information see "Initiating FPGA Configuration," page 10.
相关PDF资料 |
PDF描述 |
|---|---|
| EEM10DRYF | CONN EDGECARD 20POS DIP .156 SLD |
| V48C8H100BG | CONVERTER MOD DC/DC 8V 100W |
| EPC16UC88N | IC CONFIG DEVICE 16MBIT 88-UBGA |
| LTC4301IDD#TR | IC BUFFER BUS HOTSWAP 2WR 8DFN |
| AGM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCF01SVOG20C0100 | 制造商:Xilinx 功能描述:XLXXCF01SVOG20C0100 IC SYSTEM GATE |
| XCF01SVOG20C0936 | 制造商:Xilinx 功能描述:XLXXCF01SVOG20C0936 IC SYSTEM GATE |
| XCF01SVOG48 | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF01SX | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF02S | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs |
发布紧急采购，3分钟左右您将得到回复。