参数资料
型号: XCF01SVOG20C
厂商: Xilinx Inc
文件页数: 9/35页
文件大小: 0K
描述: IC PROM SRL FOR 1M GATE 20-TSSOP
标准包装: 74
可编程类型: 系统内可编程
存储容量: 1Mb
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
封装/外壳: 20-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 20-TSSOP
包装: 管件
产品目录页面: 601 (CN2011-ZH PDF)
其它名称: 122-1286-5
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
17
R
TCYC
Clock period(6) (serial mode) when VCCO = 3.3V or 2.5V
30
25
ns
Clock period(6) (serial mode) when VCCO = 1.8V
67
25
ns
Clock period(6) (parallel mode) when VCCO = 3.3V or 2.5V
30
ns
Clock period(6) (parallel mode) when VCCO = 1.8V
30
ns
TLC
CLK Low time(3) when VCCO = 3.3V or 2.5V
10
12
ns
CLK Low time(3) when VCCO = 1.8V
15
12
ns
THC
CLK High time(3) when VCCO = 3.3V or 2.5V
10
12
ns
CLK High time(3) when VCCO = 1.8V
15
12
ns
TSCE
CE setup time to CLK (guarantees proper counting)(3)
when VCCO = 3.3V or 2.5V
20
–30–
ns
CE setup time to CLK (guarantees proper counting)(3)
when VCCO = 1.8V
30
ns
THCE
CE hold time (guarantees counters are reset)(5)
when VCCO = 3.3V or 2.5V
250
2000
ns
CE hold time (guarantees counters are reset)(5)
when VCCO = 1.8V
250
2000
ns
THOE
OE/RESET hold time (guarantees counters are reset)(6)
when VCCO = 3.3V or 2.5V
250
2000
ns
OE/RESET hold time (guarantees counters are reset)(6)
when VCCO = 1.8V
250
2000
ns
TSB
BUSY setup time to CLK when VCCO = 3.3V or 2.5V(8)
––
12
ns
BUSY setup time to CLK when VCCO = 1.8V(8)
––
12
ns
THB
BUSY hold time to CLK when VCCO = 3.3V or 2.5V(8)
––8–
ns
BUSY hold time to CLK when VCCO = 1.8V(8)
––8–
ns
TSXT
EN_EXT_SEL setup time to CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
EN_EXT_SEL setup time to CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
THXT
EN_EXT_SEL hold time from CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
EN_EXT_SEL hold time from CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
TSRV
REV_SEL setup time to CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
REV_SEL setup time to CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
THRV
REV_SEL hold time from CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
REV_SEL hold time from CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
Notes:
1.
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
2.
Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady-state active levels.
3.
All AC parameters are measured with VIL = 0.0V and VIH = 3.0V.
4.
If THCE High < 2 s, TCE = 2 s.
5.
If THOE Low < 2 s, TOE = 2 s.
6.
This is the minimum possible TCYC. Actual TCYC = TCAC + FPGA Data setup time. Example: With the XCF32P in serial mode with VCCO at
3.3V, if FPGA data setup time = 15 ns, then the actual TCYC = 25 ns +15 ns = 40 ns.
7.
Guaranteed by design; not tested.
8.
CF, EN_EXT_SEL, REV_SEL[1:0], and BUSY are inputs for the XCFxxP PROM only.
9.
When JTAG CONFIG command is issued, PROM drives CF Low for at least the THCF minimum.
Symbol
Description
XCF01S, XCF02S,
XCF04S
XCF08P, XCF16P,
XCF32P
Units
Min
Max
Min
Max
相关PDF资料
PDF描述
EEM10DRYF CONN EDGECARD 20POS DIP .156 SLD
V48C8H100BG CONVERTER MOD DC/DC 8V 100W
EPC16UC88N IC CONFIG DEVICE 16MBIT 88-UBGA
LTC4301IDD#TR IC BUFFER BUS HOTSWAP 2WR 8DFN
AGM22DTBH CONN EDGECARD 44POS R/A .156 SLD
相关代理商/技术参数
参数描述
XCF01SVOG20C0100 制造商:Xilinx 功能描述:XLXXCF01SVOG20C0100 IC SYSTEM GATE
XCF01SVOG20C0936 制造商:Xilinx 功能描述:XLXXCF01SVOG20C0936 IC SYSTEM GATE
XCF01SVOG48 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF01SX 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF02S 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs