- 您现在的位置：买卖IC网 > PDF目录16514 > XR17V252IM-0A-EVB (Exar Corporation)EVAL BOARD FOR XR17V252 100TQFP PDF资料下载
参数资料
| 型号： | XR17V252IM-0A-EVB |
| 厂商： | Exar Corporation |
| 文件页数： | 2/69页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR17V252 100TQFP |
| 标准包装： | 1 |
| 系列： | * |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
XR17V252
10
66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT
REV. 1.0.2
NOTE: RWR=Read/Write from AD[31:0]. RO= Read Only. RWC=Read/Write-Clear.
1.2.1
Power States and Power State Transitions of the V252
The XR17V252 supports D0, D3hot and D3cold power states and is capable of generating the PME# signal
from the D3hot state. The following paragraphs describe these power states and Figure 4 shows the power
state transitions of the V252.
D0 STATE
The XR17V252 must be placed in the D0 state before being used in a system. The D0 state represents two
states - D0 Uninitalized and D0 Active. Upon entering D0 from power up or transition from D3hot, the V252 will
be in the D0 Uninitialized state. Once initialized by the system software, the V252 will enter the D0 Active state.
In the D0 Active state, the V252 is fully functional and will respond to all PCI bus transactions as well as issue
interrupts (INTA#). The system software can program the V252 to enter the D3hot state from the D0 state.
D3
HOT STATE
The V252 enters the D3hot state when the system software programs the V252 from D0 to D3hot. In this state,
the V252 will not be fully functional. The V252 will respond only to PCI configuration space accesses, if a PCI
clock is provided and will not respond to PCI memory accesses nor will it issue interrupts. However, the V252
will continue to receive data and the automatic software and hardware flow control, if enabled, will continue to
function normally. While in the D3hot state, the V252 asserts the PME# (Power Management Event) signal, if
enabled by setting PME_Enable bit, upon one of the following events:
■ RX pin of any of the channels goes LOW (START bit detected), or
■ Any of the delta bits of modem inputs (MSR register bits [3:0]) is set in any of the 2 channels (see
The V252 also sets the PME_Status bit when such an event occurs, regardless of whether the PME_Enable bit
is set or not. The system software can reset the PME_Status bit by writing a ’1’ to it. When the system software
programs the V252 from D3hot to D0, typically in response to the PME# signal, the V252 enters the D0 Active
state and will retain all the values of its internal registers. The V252 will keep its PCI signal drivers disabled for
the duration of the D3hot to D0 Uninitialized state transition. The V252 saves the PME context (configuration
registers and functional state information) in the D3hot state.
Note: The V252 has a sleep mode which keeps the power consumption to a minimum (see Sleep Mode
description on page 20). This is independent of the power state the V252 is in. The user can optionally place
the V252 in sleep mode (via the software driver) in the Active D0 state anytime or specifically when the system
software commands the V252 to enter the D3hot state. The crystal oscillator shuts down when the conditions
given in Sleep Mode section on page 20 are satisfied, and re-starts when one of the events as described in the
same section occurs. Upon re-starting, the oscillator may take a long time to settle. This time may be more
than 20ms which is the maximum wait time guaranteed by the system software before resuming normal PCI
bus transactions in the Active D0 state. Therefore, there may be data errors if the V252 is commanded to
transmit data before the oscillator is ready. It is recommended not to use sleep mode while in the D3hot
state for this reason.
14:9
RO
Reserved
00000b
8
RWR
PME_Enable
0b
7:2
RO
Reserved
000000b
1:0
RWR
PowerState
00b
TABLE 2: POWER MANAGEMENT REGISTERS
ADDRESS
OFFSET
BITS
TYPE
DESCRIPTION
RESET VALUE
(HEX OR BINARY)
相关PDF资料 |
PDF描述 |
|---|---|
| 6278890-4 | C/A 62.5 OFNR MTRJ-MTRJ RED SEC |
| 6374656-4 | C/A LC TO LC MM 2.0MM 4M |
| VE-J5R-EX | CONVERTER MOD DC/DC 7.5V 75W |
| RBC26DRXN | CONN EDGECARD 52POS DIP .100 SLD |
| RBM15DTMN | CONN EDGECARD 30POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR17V252IM-F | 功能描述:UART 接口集成电路 66MHz Dual PCI UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR17V252IMTR-F | 制造商:Exar Corporation 功能描述:UART 2-CH 64Byte FIFO 3.3V 100-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XR17V252IMTR-F |
| XR17V254 | 制造商:EXAR 制造商全称:EXAR 功能描述:66MHZ PCI BUS QUAD UART WITH POWER MANAGEMENT SUPPORT |
| XR17V254_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:66MHZ PCI BUS QUAD UART WITH POWER MANAGEMENT SUPPORT |
| XR17V254IV | 制造商:EXAR 制造商全称:EXAR 功能描述:66MHZ PCI BUS QUAD UART WITH POWER MANAGEMENT SUPPORT |
发布紧急采购，3分钟左右您将得到回复。