- 您现在的位置：买卖IC网 > PDF目录16527 > XR20V2172L64-0B-EB (Exar Corporation)EVAL BOARD FOR XR20V2170 64QFN PDF资料下载
参数资料
| 型号： | XR20V2172L64-0B-EB |
| 厂商： | Exar Corporation |
| 文件页数： | 18/51页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR20V2170 64QFN |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
XR20V2172
25
REV. 1.0.2
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1)
Logic 0 = Disable Sleep Mode (default).
Logic 1 = Enable Sleep Mode. See Sleep Mode section for further details.
IER[5]: Xoff Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the software flow control, receive Xoff interrupt (default).
Logic 1 = Enable the receive Xoff interrupt. See Software Flow Control section for details.
IER[6]: RTS# Output Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the RTS# interrupt (default).
Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition
from low to high.
IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the CTS# interrupt (default).
Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from
low to high.
4.4
Interrupt Status Register (ISR) - Read-Only
The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the
ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be
serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt
Source Table, Table 9, shows the data values (bit 0-5) for the interrupt priority levels and the interrupt sources
associated with each of these interrupt levels.
4.4.1
Interrupt Generation:
LSR is by any of the LSR bits 1, 2, 3, 4 and 7.
RXRDY is by RX trigger level.
RXRDY Time-out is by a 4-char plus 12 bits delay timer.
TXRDY is by TX trigger level or TX FIFO empty.
MSR is by any of the MSR bits 0, 1, 2 and 3.
GPIO is when any of the GPIO inputs toggle.
Receive Xoff/Special character is by detection of a Xoff or Special character.
CTS# is when its transmitter toggles the input pin (from LOW to HIGH) during auto CTS flow control.
RTS# is when its receiver toggles the output pin (from LOW to HIGH) during auto RTS flow control.
4.4.2
Interrupt Clearing:
LSR interrupt is cleared by reading all characters with errors out of the RX FIFO.
RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
RXRDY Time-out interrupt is cleared by reading RHR.
TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
MSR interrupt is cleared by a read to the MSR register.
GPIO interrupt is cleared by reading the IOState register.
Xoff interrupt is cleared when Xon character(s) is received.
相关PDF资料 |
PDF描述 |
|---|---|
| UPM1E181MPD6TD | CAP ALUM 180UF 25V 20% RADIAL |
| AQ1051N8S-T | INDUCTOR 1.8NH 760MA 0402 SMD |
| UPS2G3R3MPD1TD | CAP ALUM 3.3UF 400V 20% RADIAL |
| XR20V2172L64-0A-EB | EVAL BOARD FOR XR20V2170 64QFN |
| UPJ1C331MPD6TD | CAP ALUM 330UF 16V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR-210 | 制造商:EXAR 制造商全称:EXAR 功能描述:FSK MODULATOR / DEMODULATOR |
| XR-2100CJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM |
| XR-2100CP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM |
| XR-2103 | 制造商:EXAR 制造商全称:EXAR 功能描述:FSK Modem Filter |
| XR-2103A | 制造商:EXAR 制造商全称:EXAR 功能描述:FSK Modem Filter |
发布紧急采购，3分钟左右您将得到回复。