- 您现在的位置：买卖IC网 > PDF目录16527 > XR20V2172L64-0B-EB (Exar Corporation)EVAL BOARD FOR XR20V2170 64QFN PDF资料下载
参数资料
| 型号： | XR20V2172L64-0B-EB |
| 厂商： | Exar Corporation |
| 文件页数： | 29/51页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR20V2170 64QFN |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
XR20V2172
35
REV. 1.0.2
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
4.19
Extra Features Control Register (EFCR) - Read/Write
EFCR[7]: IrDA mode
This bit selects between the slow and fast IrDA modes. See “Section 2.16, Infrared Mode (UART Channel B
Only)” on page 19 for complete details.
Logic 0 = IrDA version 1.0, 3/16 pulse ratio, data rate up to 115.2 Kbps
Logic 1 = IrDA version 1.1, 1/4 pulse ratio, data rate up to 1.152 Mbps
EFCR[6:3]: Reserved
These bits are reserved and should be left at "0000".
EFCR[2]: Transmitter Disable
UART does not send serial data out on the TX output pin, but the TX FIFO will continue to receive data from
CPU until full. Any data in the TSR will be sent out before the trasnmitter goes into disable state.
Logic 0 = Transmitter is enabled
Logic 1 = Transmitter is disabled
EFCR[1] = Receiver Disable
UART will stop receiving data immediately once this bit is set to a Logic 1. Any data that is being received in
the TSR will be received correctly and sent to the RX FIFO.
Logic 0 = Receiver is enabled
Logic 1 = Receiver is disabled
EFCR[0]: Reserved
This bit is reserved and should remain at a logic 0.
4.20
Baud Rate Generator Registers (DLL, DLM and DLD[3:0]) - Read/Write
These registers make-up the value of the baud rate divisor. The concatenation of the contents of DLM and
DLL is a 16-bit value is then added to DLD[3:0]/16 to achieve the fractional baud rate divisor. DLD must be
enabled via EFR bit-4 before it can be accessed. SEE”PROGRAMMABLE BAUD RATE GENERATOR WITH
DLD[5:4]: Sampling Rate Select
These bits select the data sampling rate. By default, the data sampling rate is 16X. The maximum data rate will
double if the 8X mode is selected and will quadruple if the 4X mode is selected. See Table 14 below.
TABLE 14: SAMPLING RATE SELECT
SAMPLING RATE
0
16X
0
1
8X
1
X
4X
DLD[7:6]: Reserved
DLD[5]
DLD[4]
相关PDF资料 |
PDF描述 |
|---|---|
| UPM1E181MPD6TD | CAP ALUM 180UF 25V 20% RADIAL |
| AQ1051N8S-T | INDUCTOR 1.8NH 760MA 0402 SMD |
| UPS2G3R3MPD1TD | CAP ALUM 3.3UF 400V 20% RADIAL |
| XR20V2172L64-0A-EB | EVAL BOARD FOR XR20V2170 64QFN |
| UPJ1C331MPD6TD | CAP ALUM 330UF 16V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR-210 | 制造商:EXAR 制造商全称:EXAR 功能描述:FSK MODULATOR / DEMODULATOR |
| XR-2100CJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM |
| XR-2100CP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM |
| XR-2103 | 制造商:EXAR 制造商全称:EXAR 功能描述:FSK Modem Filter |
| XR-2103A | 制造商:EXAR 制造商全称:EXAR 功能描述:FSK Modem Filter |
发布紧急采购，3分钟左右您将得到回复。