参数资料
| 型号： | XRT72L71IQ |
| 厂商： | Exar Corporation |
| 文件页数： | 19/102页 |
| 文件大小： | 0K |
| 描述： | IC FRAMER DS3 ATM UNI 160PQFP |
| 产品变化通告： | XRT72Lx Series Obsolescence 02/May/2012 |
| 标准包装： | 24 |
| 控制器类型： | DS3 ATM UNI，透明通道调帧器 |
| 电源电压： | 3.3V |
| 电流 - 电源： | 120mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-PQFP（28x28） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
á
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
19
119
TxOH
I
Transmit Overhead Input Pin
The Transmit Overhead Data Input Interface accepts the overhead data via
this input pin, and inserts into the "overhead" bit position within the very next
"outbound" DS3 frame. If the "TxOHIns" pin is pulled "High", the Transmit
Overhead Data Input Interface will sample the data at this input pin (TxOH),
on the falling edge of the "TxOHClk" output pin. Conversely, if the "TxOHIns"
pin is pulled "Low", then the Transmit Overhead Data Input Interface will NOT
sample the data at this input pin (TxOH). Consequently, this data will be
ignored.
120
TxCellTxed
O
Transmit Cell Processor—Cell Transmitted Indicator: This output pin
pulses “High” each time the Transmit Cell Processor transmits a cell to the
Transmit PLCP Processor (or Transmit DS3 Framer).
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
121
TxOHClk
O
Transmit Overhead Clock:
The function of this pin is the same in both Clear Channel and ATM UNI
Modes of the XRT72L71. This pin serves as the clock signal for the external
interface to insert the OH data on the TxOH pin. The user can insert OH data
on the TxOH pin at the rising edge of this clock signal.
122
TxOHFrame
O
Transmit Overhead Framing Pulse:
The function of this pin is same in both Clear Channel and ATM UNI modes of
XRT72L71. When the external interface samples this pin "High" at the rising
edge of TxOHClk, it should provide 'X' bit (first OH bit within DS3 frame) on
the TxOH pin. This signal is "High" for one TxOHClk duration and repeats
once for each DS3 frame.
123
TxUEn
I
Transmit UTOPIA Interface Block—Write Enable: This active-”Low” signal,
from the ATM Layer processor enables the data on the Transmit UTOPIA Data
Bus to be written into the TxFIFO on the rising edge of TxUClk. When this sig-
nal is asserted, then the contents of the byte or word that is present, on the
Transmit UTOPIA Data Bus, will be latched into the Transmit UTOPIA Interface
block, on the rising edge of TxUClk.
When this signal is negated, then the Transmit UTOPIA Data bus inputs will be
tri-stated.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
124
TxUSoC
I
Transmitter—Start of Cell (SoC) Indicator Input: This input pin is driven by
the ATM Layer processor and is used to indicate the start of an ATM cell that is
being transmitted from the ATM layer processor. This input pin must be pulsed
“High” when the first byte (or word) of a new cell is present on the Transmit
UTOPIA Data Bus. This input pin must remain “Low” at all other times.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
125
TxUPrty
I
Transmit UTOPIA Data Bus—Parity Input: The ATM Layer processor will
apply the parity value of the byte or word which is being applied to the Trans-
mit UTOPIA Data Bus (e.g., TxUData[7:0] or TxUData[15:0]) inputs of the
UNI, respectively. Note: this parity value should be computed based upon the
odd-parity of the data applied at the Transmit UTOPIA Data Bus. The Transmit
UTOPIA Interface block (within the UNI) will independently compute an odd-
parity value of each byte (or word) that it receives from the ATM Layer proces-
sor and will compare it with the logic level of this input pin.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
PIN DESCRIPTION (CONTINUED)
PIN NO.
SYMBOL
TYPE
DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| XRT73L02MIV-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
| XRT73L03BIV-F | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| XRT73L04BIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73L06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73LC00AIV-F | IC LIU STS1/DS3/E3 SGL 44TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT72L71IQ-F | 功能描述:网络控制器与处理器 IC Single CH DS3 UNI (3.3V) RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT72L73IB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XRT72L74IB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XRT7300 | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300ES | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。