参数资料
| 型号： | XRT8001ID-F |
| 厂商： | Exar Corporation |
| 文件页数： | 36/48页 |
| 文件大小： | 0K |
| 描述： | IC WAN T1/E1 DUAL 18SOIC |
| 标准包装： | 20 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | 以太网（WAN），T1/E1 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 16.384kHz |
| 电源电压： | 3.3 V ~ 5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 18-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 18-SOIC |
| 包装： | 管件 |
| 其它名称： | 1016-1358-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
XRT8001
41
Rev. 1.01
NOTE: In order to synthesize and output a clock signal via
the “CLK1” output pin, the user must write a “1” into the D0
(PL1EN) bit-field within Command Register, CR0, as indi-
cated above.
This step configures the XRT8001 WAN to operate in
the “E1 to T1 Forward/Master” Mode. In this mode, the
XRT8001 WAN Clock will be configured to accept a “Q
x 2.048MHz” clock signal via the “FIN” input and will
synthesize a 1.544MHz clock signal via both the
“CLK1” and “CLK2” output pins.
STEP 3 – Next specify the value for “Q” (e.g., as in “Q
x 2.048MHz” clock signal, which will be applied to the
“FIN” input).
In this application, the value for “Q” is “1”. Hence, the
user must configure the XRT8001 WAN Clock to use
this value for “Q”, by writing the binary value for “Q – 1”
into Command Register, CR1. In this application, the
user should write “0000” into the Command Register,
as indicated below.
Command Register, CR1 (Address = 0x01)
D4
D3
D2
D1
D0
M4
M3
M2
M1
PL2EN
0
1
NOTE: In order to synthesize and output a clock signal via
the “CLK2” output pin, the user must write a “1” into the “D0
(PL2EN) bit-field within Command Register, CR1, as indi-
cated above.
STEP 4 – Write the binary value “11111” into both
Command Registers CR2 and CR3. This is necessary
in order to ensure proper operation of the XRT8001
WAN Clock.
STEP 5 – Enable the desired output signals: SYNC,
CLK1, CLK2, and LOCKDET. This is accomplished by
writing a “1” into the corresponding bit-field, within
Command Register, CR4, as illustrated below.
Command Register, CR4 (Address = 0x04)
D4
D3
D2
D1
D0
SYNCEN CLK1EN CLK2EN LDETDIS2 LDETDIS1
1
Once the user has executed these five steps, then the
circuitry (in Figure 6) is now configured to accept a
2.048MHz clock signal (from the T1/E1 LIU) and
synthesize a 1.544MHz clock signal.
Configuring the Circuitry in Figure 24 to accept a
1.544MHz clock signal and synthesize a 1.544MHz
clock signal.
The user can configure the circuitry (within Figure 6) to
accept a 1.544MHz clock signal, and synthesize a
1.544MHz clock signal, by executing the following four
(4) steps.
STEP 1 – Drive the “E1/T1* SELECT” input pin to
“LOW”. This step configures the “2:1 MUX” to select
and apply the 8kHz clock signal to the “FIN” input of the
XRT8001 WAN Clock, and configures the XRT8001
WAN Clock into the “Slave” Mode.
NOTE: The next few steps will be devoted to configuring
the XRT8001 WAN Clock into the “Reverse/Slave” Mode.
STEP 2 – Write the binary value “1000” into Command
Register CR0, within the XRT8001 WAN Clock, as
indicated below.
Command Register, CR0 (Address = 0x00)
D4
D3
D2
D1
D0
IOC4
IOC3
IOC2
IOC1
PL1EN
1
0
1
NOTE: In order to synthesize and output a clock signal via
the “CLK1” output pin, the user must write a “1” into the “D0
(PL1EN) bit-field within Command Register, CR0, as indi-
cated above.
This step configures the XRT8001 WAN to operate in
the “Reverse/Slave” Mode. In this mode, the XRT8001
WAN Clock will be configured to accept an 8kHz clock
signal via the “FIN” input and will synthesize a
1.544MHz clock signal via both the “CLK1” and “CLK2”
output pins.
STEP 3 – Write the binary expression “0000” into bit-
fields D4 through D1, within Command Register CR1,
as illustrated below.
相关PDF资料 |
PDF描述 |
|---|---|
| XRT8000ID-F | IC WAN CLOCK E1/E1 DUAL 18SOIC |
| D38999/24FH53SA | CONN RCPT 53POS JAM NUT W/SCKT |
| VE-BW0-MW-F2 | CONVERTER MOD DC/DC 5V 100W |
| MS3110F22-55SY | CONN RCPT 55POS WALL MNT W/SCKT |
| VE-BW0-MW-F1 | CONVERTER MOD DC/DC 5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT8001ID-F | 制造商:Exar Corporation 功能描述:WAN Clock IC |
| XRT8001IDTR-F | 功能描述:锁相环 - PLL RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| XRT8001IP | 制造商:EXAR 制造商全称:EXAR 功能描述:WAN Clock for T1 and E1 Systems |
| XRT8001IP-F | 功能描述:锁相环 - PLL RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| XRT8010 | 制造商:EXAR 制造商全称:EXAR 功能描述:312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS |
发布紧急采购，3分钟左右您将得到回复。