参数资料
型号: ZL2004ALNNT1
厂商: Intersil
文件页数: 16/42页
文件大小: 0K
描述: IC REG CTRLR BUCK SYNC ADJ 32QFN
标准包装: 1,000
PWM 型: 电压模式
输出数: 1
频率 - 最大: *
占空比: 95%
电源电压: 4.5 V ~ 14 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 32-VFQFN 裸露焊盘
包装: 带卷 (TR)
ZL2004
T able   11. Soft Start Ramp Settings
R SS
LOW
OPEN
HIGH
10 kΩ
11 kΩ
SS
Delay
2 ms
5 ms
10 ms
2 ms
SS
Ramp
2 ms
5 ms
10 ms
2 ms
5 ms
UVLO
4.5 V
ZL2004
R SS
12.1 kΩ
10 ms
13.3 kΩ
2 ms
Figure 12. SS Pin Resistor Connections
14.7 kΩ
16.2 kΩ
17.8 kΩ
19.6 kΩ
21.5 kΩ
23.7 kΩ
26.1 kΩ
28.7 kΩ
31.6 kΩ
34.8 kΩ
38.3 kΩ
42.2 kΩ
46.4 kΩ
51.1 kΩ
56.2 kΩ
61.9 kΩ
68.1 kΩ
75 kΩ
82.5 kΩ
90.9 kΩ
100 kΩ
110 kΩ
121 kΩ
133 kΩ
147 kΩ
162 kΩ
178 kΩ
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
2 ms
5 ms
10 ms
20 ms
4.5 V
10.8 V
If the desired soft start delay and ramp times are
not one of the values listed in Table 11 , the times
can be set to a custom value via the I 2 C/SMBus
interface. When the SS delay time is set to 0 ms, the
device will begin its ramp after the internal circuitry
has initialized (approx. 2 ms). The soft-start ramp
period may be set to values less than 2 ms, however it
is generally recommended to set the soft-start ramp to a
value greater than 500 μs to prevent inadvertent fault
conditions due to excessive inrush current.
5.5 Power Good
The ZL2004 provides a Power Good (PG) signal that
indicates the output voltage is within a specified
tolerance of its target level and no fault condition
exists. By default, the PG pin will assert if the output is
within -10%/+15% of the target voltage. These limits
and the polarity of the pin may be changed via the
I 2 C/SMBus interface. See Application Note AN33 for
details.
A PG delay period is defined as the time from when all
conditions within the ZL2004 for asserting PG are met
to when the PG pin is actually asserted. This feature is
commonly used instead of using an external reset
controller to control external digital logic. By default,
the ZL2004 PG delay is set equal to the soft-start ramp
time setting. Therefore, if the soft-start ramp time is set
to 10 ms, the PG delay will be set to 10 ms. The PG
delay may be set independently of the soft-start ramp
using the I 2 C/SMBus as described in Application Note
AN33.
The value of this resistor is measured upon start-up or
Restore and will not change if the resistor is varied
after power has been applied to the ZL2004. See
Figure 12 for typical connections using resistors.
16
FN6846.3
February 15, 2011
相关PDF资料
PDF描述
RGM31DTKT CONN EDGECARD 62POS DIP .156 SLD
VI-J73-EX-F3 CONVERTER MOD DC/DC 24V 75W
RSC19DRYI-S734 CONN EDGECARD 38POS DIP .100 SLD
ZL2004ALNNT-01 IC REG CTRLR BUCK SYNC ADJ 32QFN
RYM31DTKS CONN EDGECARD 62POS DIP .156 SLD
相关代理商/技术参数
参数描述
ZL2004ALNNT1-01 功能描述:IC REG CTRLR BUCK SYNC ADJ 32QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)
ZL2004EVK1 功能描述:KIT EVAL FOR ZL2004 RoHS:否 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:* 标准包装:1 系列:- 主要目的:DC/DC,步降 输出及类型:1,非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND
ZL2005 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital-DC? Integrated Power Management and Conversion IC
ZL2005ALNF 制造商:Intersil Corporation 功能描述:DIGITAL DC-DC CONTROLLER W/ DRIVERS - TRAY100 - Trays 制造商:Intersil Corporation 功能描述:IC REG CNTRLR BUCK PWM 36-QFN 制造商:Intersil Corporation 功能描述:Digital DC-DC Controller w/ Drivers - BULK 50
ZL2005ALNFT 功能描述:电压模式 PWM 控制器 DIGTL DC-DC CNTRLR W/DRVRS TR100 RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel