- 您现在的位置：买卖IC网 > PDF目录13288 > ZL2004ALNNT1 (Intersil)IC REG CTRLR BUCK SYNC ADJ 32QFN PDF资料下载
参数资料
| 型号： | ZL2004ALNNT1 |
| 厂商： | Intersil |
| 文件页数： | 35/42页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK SYNC ADJ 32QFN |
| 标准包装： | 1,000 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | * |
| 占空比： | 95% |
| 电源电压： | 4.5 V ~ 14 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页
ZL2004
The sequencing group will turn on in order starting
with the device with the lowest SMBus address and
will continue through to turn on each device in the
address chain until all devices connected have been
turned on. When turning off, the device with the
highest SMBus address will turn off first followed in
reverse order by the other devices in the group.
Sequencing is configured by connecting a resistor from
the CFG pin to ground as described in Table 24. The
CFG pin is also used to set the configuration of the
SYNC pin as well as to determine the sequencing
method and order. Please refer to 5.6 “Switching
Frequency and PLL” for more details on the operating
parameters of the SYNC pin.
Multiple device sequencing may also be achieved by
issuing PMBus commands to assign the preceding
device in the sequencing chain as well as the device
6.15 Active Current Sharing
Paralleling multiple ZL2004 devices can be used to
increase the output current capability of a single power
rail. By connecting the DDC pins of each device
together and configuring the devices as a current
sharing rail, the units will share the current equally
within a few percent.
The ZL2004 uses a low-bandwidth, first-order digital
current sharing technique to balance the unequal device
output loading by aligning the load lines of member
devices to a reference device.
Droop resistance is used to add artificial resistance in
the output voltage path to control the slope of the load
line curve, calibrating out the physical parasitic
mismatches due to power train components and PCB
layout.
that will follow in the sequencing chain. This method
places fewer restrictions on the device SMBus address
3.3V - 5V
C IN
V IN
(no need of sequential address) and also allows the user
to assign any phase offset to any device irrespective of
its SMBus address.
DDC
ZL
C OUT
The Enable pins of all devices in a sequencing group
must be tied together and driven high to initiate a
sequenced turn-on of the group. Enable must be driven
C IN
low to initiate a sequenced turnoff of the group.
Refer to Application Note AN33 for details on
DDC
ZL
C OUT
V OUT
sequencing via the I 2 C/SMBus interface.
6.14 Fault Spreading
C IN
Digital DC devices can be configured to broadcast a
fault event over the DDC bus to the other devices in
the group. When a non-destructive fault occurs and the
DDC
ZL
C OUT
device is configured to shut down on a fault, the device
will shut down and broadcast the fault event over the
DDC bus. The other devices on the DDC bus will shut
down together if configured to do so, and will attempt
to re-start in their prescribed order if configured to do
so.
35
Figure 19. Current Sharing Group
Upon system start-up, the device with the lowest
member position as selected in ISHARE_CONFIG is
defined as the reference device. The remaining devices
are members. The reference device broadcasts its
current over the DDC bus. The members use the
reference current information to trim their voltages
(V MEMBER ) to balance the current loading of each
device in the system.
FN6846.3
February 15, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| RGM31DTKT | CONN EDGECARD 62POS DIP .156 SLD |
| VI-J73-EX-F3 | CONVERTER MOD DC/DC 24V 75W |
| RSC19DRYI-S734 | CONN EDGECARD 38POS DIP .100 SLD |
| ZL2004ALNNT-01 | IC REG CTRLR BUCK SYNC ADJ 32QFN |
| RYM31DTKS | CONN EDGECARD 62POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL2004ALNNT1-01 | 功能描述:IC REG CTRLR BUCK SYNC ADJ 32QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ZL2004EVK1 | 功能描述:KIT EVAL FOR ZL2004 RoHS:否 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:* 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ZL2005 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital-DC? Integrated Power Management and Conversion IC |
| ZL2005ALNF | 制造商:Intersil Corporation 功能描述:DIGITAL DC-DC CONTROLLER W/ DRIVERS - TRAY100 - Trays 制造商:Intersil Corporation 功能描述:IC REG CNTRLR BUCK PWM 36-QFN 制造商:Intersil Corporation 功能描述:Digital DC-DC Controller w/ Drivers - BULK 50 |
| ZL2005ALNFT | 功能描述:电压模式 PWM 控制器 DIGTL DC-DC CNTRLR W/DRVRS TR100 RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。