参数资料
型号: ZL50233/GDG
厂商: ZARLINK SEMICONDUCTOR INC
元件分类: 数字传输电路
英文描述: DATACOM, ISDN ECHO CANCELLER, PBGA208
封装: 17 X 17 MM, 1.30 MM HEIGHT, MO-192, LBGA-208
文件页数: 35/38页
文件大小: 547K
代理商: ZL50233/GDG
ZL50233
Data Sheet
6
Zarlink Semiconductor Inc.
1.0
Device Overview
The ZL50233 architecture contains 4 echo cancellers divided into 2 groups. Each group has two echo cancellers,
Echo Canceller A and Echo Canceller B. Each group can be configured in Normal, Extended Delay or Back-to-
Back configurations. In Normal configuration, a group of echo cancellers provides two channels of 64 ms echo
cancellation, which run independently on different channels. In Extended Delay configuration, a group of echo
cancellers achieves 128 ms of echo cancellation by cascading the two echo cancellers (A & B). In Back-to-Back
configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both
directions in a single channel, providing full-duplex 64 ms echo cancellation.
Fsel
H2
92
Frequency select (Input). This input selects the Master Clock
frequency operation. When Fsel pin is low, nominal 20 MHz
Master Clock input must be applied. When Fsel pin is high,
nominal 10 MHz Master Clock input must be applied.
PLLVss1
PLLVss2
K3
97, 95
PLL Ground. Must be connected to VSS
PLLVDD
K4
96
PLL Power Supply. Must be connected to VDD2 = 1.8 V
TMS
M2
1
Test Mode Select (3.3 V Input). JTAG signal that controls the
state transitions of the TAP controller. This pin is pulled high by
an internal pull-up when not driven.
TDI
M1
2
Test Serial Data In (3.3 V Input). JTAG serial test instructions
and data are shifted in on this pin. This pin is pulled high by an
internal pull-up when not driven.
TDO
N1
3
Test Serial Data Out (Output). JTAG serial data is output on this
pin on the falling edge of TCK. This pin is held in high impedance
state when JTAG scan is not enabled.
TCK
P1
4
Test Clock (3.3 V Input). Provides the clock to the JTAG test
logic.
TRST
N2
6
Test Reset (3.3 V Input). Asynchronously initializes the JTAG
TAP controller by putting it in the Test-Logic-Reset state. This pin
should be pulsed low on power-up or held low, to ensure that the
ZL50233 is in the normal functional mode. This pin is pulled by
an internal pull-down when not driven.
RESET
R3
8
Device Reset (Schmitt Trigger Input). An active low resets the
device and puts the ZL50233 into a low-power stand-by mode.
When the RESET pin is returned to logic high and a clock is
applied to the MCLK pin, the device will automatically execute
initialization routines, which preset all the Main Control and
Status Registers to their default power-up values.
Pin Description (continued)
Pin
Name
Pin #
Description
208-Ball LBGA
100 Pin
LQFP
相关PDF资料
PDF描述
ZL50408GDC DATACOM, LAN SWITCHING CIRCUIT, PBGA208
ZL50408GDG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA208
ZL50418GKG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA553
ZL50418/GKC DATACOM, LAN SWITCHING CIRCUIT, PBGA553
ZL50418GKG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA553
相关代理商/技术参数
参数描述
ZL50233QC 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:4 Channel Voice Echo Cancellor
ZL50233QCC 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:4 Channel Voice Echo Cancellor
ZL50233QCG1 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 4-CH G.165/G.168/G.711 W/ TONE DETECTION - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 4CH 100LQFP 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 4CH 100LQFP
ZL50234 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:8 Channel Voice Echo Canceller
ZL50234/GDC 制造商:Microsemi Corporation 功能描述:ECHO Canceller Chip 8-CH G.164/G.165/G.168/G.711 With Tone Detection 208-Pin LBGA Tray 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 8CH G.164/G.165/G.168/G.711 W/ TONE DETE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 8CH 208LBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 8CH 208LBGA