- 您现在的位置：买卖IC网 > PDF目录298733 > A0800AMS3C (ADVANCED MICRO DEVICES INC) 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 PDF资料下载
参数资料
| 型号： | A0800AMS3C |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 |
| 封装： | STAGGERED, CERAMIC, PGA-453 |
| 文件页数： | 18/90页 |
| 文件大小： | 1492K |
| 代理商： | A0800AMS3C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
Chapter 4
Power Management
11
23792H—March 2001
AMD Athlon Processor Model 4 Data Sheet
Preliminary Information
The Stop Grant state is also entered for the S1 system sleep
state based on a write to the SLP_TYP field in the ACPI-defined
power management 1 control register. During the S1 sleep
state, system software ensures no bus master or probe activity
occurs.
After recognizing the assertion of STPCLK#, the AMD Athlon
Processor Model 4 completes all pending and in-progress bus
cycles and acknowledges the STPCLK# assertion by issuing a
Stop Grant special bus cycle to the AMD Athlon system bus.
After the Northbridge disconnects the AMD Athlon system bus
in response to the Stop Grant special bus cycle, the processor
enters a low-power state dictated by the CLK_Ctl register.
During the Stop Grant states, the processor latches INIT#, INTR
(if interrupts are enabled), NMI, and SMI#, if they are asserted.
The Stop Grant state is exited upon the deassertion of
STPCLK# or the assertion of RESET#. When STPCLK# is
deasserted, the processor initiates a connection of the AMD
System Bus if it is disconnected. After the processor enters the
Working state, any pending interrupts are recognized and
serviced and the processor resumes execution at the instruction
boundary where STPCLK# was initially recognized.
If RESET# is sampled asserted during the Stop Grant state, the
processor returns to the Working state and the reset process
begins.
Probe State
The Probe state is entered when the Northbridge initiates an
AMD Athlon system bus connect as required to probe the
processor. If the processor has been disconnected from the
system bus, the Northbridge must initiate a system bus
connection prior to probing the processor to snoop the
processor’s caches for example. When in the Probe state, the
processor responds to a probe cycle in the same manner as
when it is in the Working state.
When the probe has been serviced, the processor returns to the
same state as when it entered the Probe state (Halt or Stop
Grant state). Once in the Halt or Stop Grant state, a low-power
s t ate i s only achieve d i f the N o rthbri d ge ini t ia tes a
disconnection from the system bus.
相关PDF资料 |
PDF描述 |
|---|---|
| A1101LUA-T | Continuous-Time Switch Family |
| A1148EUATI-T | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| A1181LUA | Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall-Effect Switches |
| A11A-10-B-D-1 | 10 CONTACT(S), MALE, DIP CONNECTOR, IDC, PLUG |
| A1301KUA | Continuous-Time Ratiometric Linear Hall Effect Sensors |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A08014T00AP | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY TRAY |
| A-08-018 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A-08-018 |
| A08023-000 | 制造商:TE Connectivity 功能描述:POLYOLEFINS ETC - Bulk 制造商:TE Connectivity 功能描述:V2-13.0-4-FSP-SM |
| A0802970 | 功能描述:SHELF/CABLE ASSY FOR HMFLEX-1 RoHS:否 类别:电源 - 外部/内部（非板载） >> 配件 系列:HMFLEX-1 标准包装:1 系列:VS/MP 附件类型:连接器套件 适用于相关产品:- |
| A0805 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ACTIVE (DIGITAL) DELAY LINES |
发布紧急采购，3分钟左右您将得到回复。