- 您现在的位置：买卖IC网 > PDF目录298733 > A0800AMS3C (ADVANCED MICRO DEVICES INC) 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 PDF资料下载
参数资料
| 型号： | A0800AMS3C |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 |
| 封装： | STAGGERED, CERAMIC, PGA-453 |
| 文件页数： | 79/90页 |
| 文件大小： | 1492K |
| 代理商： | A0800AMS3C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页当前第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
66
Pin Descriptions
Chapter 10
AMD Athlon Processor Model 4 Data Sheet
23792H—March 2001
Preliminary Information
For more information, see the Socket A Motherboard Design
Guide for Desktop and Mobile Systems, order# 24363.
PLL Bypass and Test
Pins
PLLTEST# (AC3), PLLBYPASS# (AJ25), PLLMON1 (AN13),
PLLMON 2
(A L13),
PLLBY PA S S CLK
( AN15) ,
an d
PL LB YPA SSCL K # (A L 15) are the P LL bypa ss and te st
interface. This interface is tied disabled on the motherboard.
All six pin signals are routed to the debug connector. All four
processor inputs (PLLTEST#, PLLBYPASS#, PLLMON1, and
PLLMON2) are tied to VCC_CORE with pullup resistors.
PWROK Pin
The PWROK input to the processor must not be asserted until
all voltage planes in the system are within specification and all
system clocks are running within specification.
Fo r m o r e i n f o rmat i o n, See “ Signal and Po w e r-U p
SADDIN[1:0]# and
SADDOUT[1:0]# Pins
Th e AMD A th lon P rocessor Model 4 does not support
SADDIN[1:0]# or SADDOUT[1:0]#. SADDIN[1]# is tied to VCC
with pullup resistors, if this bit is not supported by the
Northbridge (future models can support SADDIN[1]#).
SADDOUT[1:0]# are tied to VCC with pullup resistors if these
pins are supported by the Northbridge. For more information,
see the AMD Athlon System Bus Specification, order# 21902.
Scan Pins
SCANSHIFTEN (Q5), SCANCLK1 (S1), SCANINTEVAL (S3),
and SCANCLK2 (S5) are the scan interface. This interface is
AMD internal and is tied disabled with pulldown resistors to
ground on the motherboard.
SCHECK[7:0]# Pin
For systems that do not support ECC, SCHECK[7:0]# should be
treated as NC pins.
SMI# Pin
SMI# is an input that causes the processor to enter the system
management mode.
STPCLK# Pin
STPCLK# is an input that causes the processor to enter a lower
power mode and issue a Stop Grant special cycle.
SYSCLK and SYSCLK#
Pins
SYSCLK and SYSCLK# are differential input clock signals
provided to the processor’s PLL from a system-clock generator.
See “CLKIN, RSTCLK (SYSCLK) Pins” on page 62 for more
information.
相关PDF资料 |
PDF描述 |
|---|---|
| A1101LUA-T | Continuous-Time Switch Family |
| A1148EUATI-T | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| A1181LUA | Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall-Effect Switches |
| A11A-10-B-D-1 | 10 CONTACT(S), MALE, DIP CONNECTOR, IDC, PLUG |
| A1301KUA | Continuous-Time Ratiometric Linear Hall Effect Sensors |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A08014T00AP | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY TRAY |
| A-08-018 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A-08-018 |
| A08023-000 | 制造商:TE Connectivity 功能描述:POLYOLEFINS ETC - Bulk 制造商:TE Connectivity 功能描述:V2-13.0-4-FSP-SM |
| A0802970 | 功能描述:SHELF/CABLE ASSY FOR HMFLEX-1 RoHS:否 类别:电源 - 外部/内部（非板载） >> 配件 系列:HMFLEX-1 标准包装:1 系列:VS/MP 附件类型:连接器套件 适用于相关产品:- |
| A0805 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ACTIVE (DIGITAL) DELAY LINES |
发布紧急采购，3分钟左右您将得到回复。