- 您现在的位置：买卖IC网 > PDF目录298733 > A0800AMS3C (ADVANCED MICRO DEVICES INC) 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 PDF资料下载
参数资料
| 型号： | A0800AMS3C |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 |
| 封装： | STAGGERED, CERAMIC, PGA-453 |
| 文件页数： | 47/90页 |
| 文件大小： | 1492K |
| 代理商： | A0800AMS3C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
Chapter 8
Signal and Power-Up Requirements
37
23792H—March 2001
AMD Athlon Processor Model 4 Data Sheet
Preliminary Information
3. The system clock (SYSCLK/SYSCLK#) must be running
within specification before PWROK is asserted.
When PWROK is asserted, the processor switches from
driving the internal processor clock grid from the ring
oscillator to driving from the PLL. The reference system
clock should be valid at this time. The system clocks are
guaranteed to be running after 3.3V has been within
specification for 3 milliseconds.
4. PWROK assertion to deassertion of RESET#.
The duration of RESET# assertion during cold boots is
intended to satisfy the time it takes for the PLL to lock with
a less than 1-ns phase error. The processor PLL begins to
run after PWROK is asserted and the internal clock grid is
switched from the ring oscillator to the PLL. The PLL lock
time may take from hundreds of nanoseconds to tens of
microseconds. It is recommended that the minimum time
between PWROK assertion to the deassertion of RESET# be
at least 1.0ms. AMD Southbridges enforce a delay of 1.5 to
2.0 milliseconds between PWRGD (Southbridge version of
PWROK) assertion and NB_RESET# deassertion.
5. PWROK must be monotonic.
The processor should not switch between the ring oscillator
and the PLL after the initial assertion of PWROK.
6. NB_RESET# must be asserted (causing CONNECT to also
assert) before RESET# is deasserted. In practice all
Southbridges enforce this requirement.
If NB_RESET# does not assert until after RESET# has
deasserted, the processor misinterprets the CONNECT
assertion (due to NB_RESET# being asserted) as the
beginning of the SIP transfer (See “Serial Initialization
Packet (SIP) Protocol” on page 38). There must be sufficient
overlap in the resets to ensure that CONNECT is sampled
asserted by the processor before RESET# is deasserted.
Clock Multiplier
Selection (FID[3:0])
When RESET# is deasserted, the Northbridge samples the
FID[3:0] frequency ID from the processor in a chipset-specific
manner. For more information, see “FID[3:0] Pins” on page 63.
The N o rthbridge uses this F ID info rmat io n and other
info rmati on sampled at the deas sertion of RESET# to
determine the correct Serial Initialization Packet (SIP) to send
to the processor for configuration of the AMD system bus for
the clock multiplier processor frequency indicated by the
相关PDF资料 |
PDF描述 |
|---|---|
| A1101LUA-T | Continuous-Time Switch Family |
| A1148EUATI-T | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| A1181LUA | Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall-Effect Switches |
| A11A-10-B-D-1 | 10 CONTACT(S), MALE, DIP CONNECTOR, IDC, PLUG |
| A1301KUA | Continuous-Time Ratiometric Linear Hall Effect Sensors |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A08014T00AP | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY TRAY |
| A-08-018 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A-08-018 |
| A08023-000 | 制造商:TE Connectivity 功能描述:POLYOLEFINS ETC - Bulk 制造商:TE Connectivity 功能描述:V2-13.0-4-FSP-SM |
| A0802970 | 功能描述:SHELF/CABLE ASSY FOR HMFLEX-1 RoHS:否 类别:电源 - 外部/内部（非板载） >> 配件 系列:HMFLEX-1 标准包装:1 系列:VS/MP 附件类型:连接器套件 适用于相关产品:- |
| A0805 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ACTIVE (DIGITAL) DELAY LINES |
发布紧急采购，3分钟左右您将得到回复。