参数资料
型号: A82596SX
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR
中文描述: 1 CHANNEL(S), 20M bps, LOCAL AREA NETWORK CONTROLLER, CPGA132
封装: CERAMIC, PGA-132
文件页数: 21/77页
文件大小: 787K
代理商: A82596SX
82596DX/SX
START
FRAME
DELIMITER
DESTINATION
ADDRESS
SOURCE
ADDRESS
LENGTH
FIELD
DATA
FIELD
FRAME
CHECK
SEQUENCE
END
FRAME
DELIMITER
PREAMBLE
Figure 12. Frame Format
RECEIVING FRAMES
To reduce CPU overhead, the 82596 is designed to
receive frames without CPU supervision. The host
CPU first sets aside an adequate receive buffer
space and then enables the 82596 Receive Unit.
Once enabled, the RU watches for arriving frames
and automatically stores them in the Receive Frame
Area (RFA). The RFA contains Receive Frame De-
scriptors, Receive Buffer Descriptors, and Data Buff-
ers (see Figure 13). The individual Receive Frame
Descriptors make up a Receive Descriptor List
(RDL) used by the 82596 to store the destination
and source addresses, the length field, and the
status of each frame received (see Figure 14).
Once enabled, the 82596 checks each passing
frame for an address match. The 82596 will recog-
nize its own unique address, one or more multicast
addresses, or the broadcast address. If a match is
found the 82596 stores the destination and source
addresses and the length field in the next available
RFD. It then begins filling the next available Data
Buffer on the FBL, which is pointed to by the current
RFD, with the data portion of the incoming frame. As
one Data Buffer is filled, the 82596 automatically
fetches the next DB on the FBL until the entire frame
is received. This buffer chaining technique is particu-
larly memory efficient because it allows the system
designer to set aside buffers to fit frames much
shorter than the maximum allowable frame length. If
AL-LOC
e
1, or if the flexible memory structure is
used, the addresses and length field can be placed
in the receive buffer.
Once the entire frame is received without error, the
82596 does the following housekeeping tasks.
#
The actual count field of the last Buffer Descrip-
tor used to hold the frame just received is updat-
ed with the number of bytes stored in the associ-
ated Data Buffer.
#
The next available Receive Frame Descriptor is
fetched.
#
The address of the next available Buffer Descrip-
tor is written to the next available Receive Frame
Descriptor.
#
A frame received interrupt status bit is posted in
the SCB.
#
An interrupt is sent to the CPU.
If a frame error occurs, for example a CRC error, the
82596 automatically reinitializes its DMA pointers
and reclaims any data buffers containing the bad
frame. The 82596 will continue to receive frames
without CPU help as long as Receive Frame De-
scriptors and Data Buffers are available.
82596 NETWORK MANAGEMENT
AND DIAGNOSTICS
The behavior of data communication networks is
normally very complex because of their distributed
and asynchronous nature. It is particularly difficult to
pinpoint a failure when it occurs. The 82596 has ex-
tensive diagnostic and network management func-
tions that help improve reliability and testability. The
82596 reports on the following events after each
frame is transmitted.
#
Transmission successful.
#
Transmission unsuccessful. Lost Carrier Sense.
#
Transmission unsuccessful. Lost Clear to Send.
#
Transmission unsuccessful. A DMA underrun oc-
curred because the system bus did not keep up
with the transmission.
#
Transmission unsuccessful. The number of colli-
sions exceeded the maximum allowed.
#
Number of Collisions. The number of collisions
experienced during transmission of the frame.
#
Heartbeat Indicator. This indicates the presence
of a heartbeat during the last Interframe Spacing
(IFS) after transmission.
When configured to Save Bad Frames the 82596
checks each incoming frame and reports the follow-
ing errors.
#
CRC error. Incorrect CRC in a properly aligned
frame.
#
Alignment error. Incorrect CRC in a misaligned
frame.
#
Frame too short. The frame is shorter than the
value configured for minimum frame length.
#
Overrun. Part of the frame was not placed in
memory because the system bus did not keep up
with incoming data.
#
Out of buffer. Part of the frame was discarded
because of insufficient memory storage space.
#
Receive collision. A collision was detected during
reception and the destination address of the in-
coming frame passes 82596 address filtering.
Collisions in the preamble are not counted.
#
Length error. A frame not matching the frame
length parameter was detected.
21
相关PDF资料
PDF描述
A8RLRP SENSITIVE GATE TRACS
A921CY-4R7M 1.2A, 24V, 1.4MHz Step-Down Converter in a TSOT23-6
AA108 Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:6; Connector Shell Size:36; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
AA118 JEDEC DO-7 PACKAGE
AA111 SCRs .5 A, Planar
相关代理商/技术参数
参数描述
A82596SX-16 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Node Controller
A82596SX-20 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Node Controller
A825ERW 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Low Cost, 8W DIP Wide Input Range DC/DC Converters
A826 功能描述:Hand Crimper Tool Side Entry 制造商:astro tool corp 系列:- 零件状态:有效 工具类型:手动压接器 配套使用产品/相关产品:- 特性:侧面插入 标准包装:1
A82627-000 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180° 37/20 Shell Size Cadmium Over Electroless Nickel Aluminum Alloy 制造商:TE Connectivity 功能描述:TX54AB00-2014-CS8117 - Bulk