参数资料
型号: A82596SX
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR
中文描述: 1 CHANNEL(S), 20M bps, LOCAL AREA NETWORK CONTROLLER, CPGA132
封装: CERAMIC, PGA-132
文件页数: 27/77页
文件大小: 787K
代理商: A82596SX
82596DX/SX
timers are essentially disabledDthe T-ON value is infinite, the T-OFF value is zero. After the SCP is read, the
82596 reads the ISCP and saves the SCB address. In 82586 and 32-bit Segmented modes this address is
represented as a base address plus the offset (this base address is also the base address of all the control
blocks). In Linear mode the base address is also an absolute address. The 82596 clears BUSY, sets CX and
CNR to equal 1 in the SCB, clears the SCB command word, sends an interrupt to the CPU, and awaits another
Channel Attention signal. RESET configures the 82596 to its default state before CA is asserted.
CONTROLLING THE 82596DX/SX
The host CPU controls the 82596 with the commands, data structures, and methods described in this section.
The CPU and the 82596 communicate through shared memory structures. The 82596 contains two indepen-
dent units: the Command Unit and the Receive Unit. The Command Unit executes commands from the CPU,
and the Receive Unit handles frame reception. These two units are controlled and monitored by the CPU
through a shared memory structure called the System Control Block (SCB). The CPU and the 82596 use the
CA and INT signals to communicate with the SCB.
82596 CPU ACCESS INTERFACE (PORT)
The 82596 has a CPU access interface that allows the host CPU to do four things.
#
Write an alternative System Configuration Pointer address.
#
Write an alternative Dump area pointer and perform Dump.
#
Execute a software reset.
#
Execute a self-test.
The following events initiate the CPU access state.
#
Presence of an address on the D
31
–D
4
data bus pins.
#
The D
3
–D
0
pins are used to select one of the four functions.
#
The PORT input pin is asserted, as in a regular write cycle.
NOTE
The SCP Dump and Self-Test addresses must be 16-byte aligned.
The 82596 requires two 16-bit write cycles for a port command. The first write holds the internal machines and
reads the first 16 bits, the second activates the PORT command and reads the second 16 bits.
The PORT Reset is useful when only the 82596 needs to be reset. The CPU must wait for 10-system and 5-se-
rial clocks before issuing another CA to the 82596; this new CA begins a new initialization process.
The Dump function is useful for troubleshooting No Response problems. If the chip is in a No Response state,
the PORT Dump operation can be executed and a PORT Reset can be used to reinitialize the 82596 without
disturbing the rest of the system.
The Self-Test function can be used for board testing; the 82596 will execute a self-test and write the results to
memory.
Table 2. PORT Function Selection
D
31
ààààààààààààààààààààààààààààààààààD
4
àààààààààààààààààààààààààààààD
0
Function
Addresses and Results
D
3
D
2
D
1
D
0
Reset
A31
Don’t Care
A4
0
0
0
0
Self-Test
A31
Self-Test Results Address
A4
0
0
0
1
SCP
A31
Alternative SCP Address
A4
0
0
1
0
Dump
A31
Dump Area Pointer
A4
0
0
1
1
27
相关PDF资料
PDF描述
A8RLRP SENSITIVE GATE TRACS
A921CY-4R7M 1.2A, 24V, 1.4MHz Step-Down Converter in a TSOT23-6
AA108 Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:6; Connector Shell Size:36; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
AA118 JEDEC DO-7 PACKAGE
AA111 SCRs .5 A, Planar
相关代理商/技术参数
参数描述
A82596SX-16 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Node Controller
A82596SX-20 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Node Controller
A825ERW 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Low Cost, 8W DIP Wide Input Range DC/DC Converters
A826 功能描述:Hand Crimper Tool Side Entry 制造商:astro tool corp 系列:- 零件状态:有效 工具类型:手动压接器 配套使用产品/相关产品:- 特性:侧面插入 标准包装:1
A82627-000 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180° 37/20 Shell Size Cadmium Over Electroless Nickel Aluminum Alloy 制造商:TE Connectivity 功能描述:TX54AB00-2014-CS8117 - Bulk