参数资料
| 型号： | AD5522JSVDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 38/64页 |
| 文件大小： | 0K |
| 描述： | IC PMU QUAD 16BIT DAC 80-TQFP |
| 产品变化通告： | Improve FI ac crosstalk |
| 设计资源： | Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104) |
| 标准包装： | 1 |
| 类型： | 每引脚参数测量单元（PPMU） |
| 应用： | 自动测试设备 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP（12x12） |
| 包装： | 托盘 |
| 产品目录页面： | 798 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
Data Sheet
AD5522
Rev. E | Page 43 of 64
Because there is only one calibration engine shared among four
channels, the task of calculating X2 values must be done sequentially,
so that the length of the BUSY pulse varies according to the
number of channels being updated. Following any register
update, including multiple channel updates, subsequent writes
should either be timed or should wait until BUSY returns high
(see Figure 56). If subsequent writes are presented before the
calibration engine completes the first stage of the last Channel X2
calculation, data may be lost.
Table 17. BUSY Pulse Widths
Action
BUSY Pulse Width1
Loading Data to System Control
Register, or Readback2
0.27 s maximum
Loading X1 to 1 PMU DAC Channel
1.65 s maximum
Loading X1 to 2 PMU DAC Channels
2.3 s maximum
Loading X1 to 3 PMU DAC Channels
2.95 s maximum
Loading X1 to 4 PMU DAC Channels
3.6 s maximum
1
BUSY pulse width = ((number of channels + 1) × 650 ns) + 350 ns.
2
Refer to Table 18 for details of PMU register effect on BUSY pulse width.
BUSY also goes low during a power-on reset and when a falling
edge is detected on the RESET pin.
WRITE 1
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
~650ns
650ns
CALIBRATION ENGINE TIME
FOR EXAMPLE,
WRITE TO 3 FIN
DAC REGISTERS
350ns
WRITE 2
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
06197-
035
Figure 56. Multiple Writes to DAC X1 Registers
Writing data to the system control register, some PMU control
bits (see Table 18), the M register, and the C register do not
involve the digital calibration engine, thus speeding up
configuration of the device on power-on. However, care should
be taken not to issue these commands while BUSY is low, as
previously described.
Table 18. BUSY Pulse Widths for PMU Register Updates
PMU Register Update (See
Maximum BUSY Low Time per Channel Update
Bit
Bit Name
One
Channel
Two
Channels
Three
Channels
Four
Channels
21
CH EN
270 ns
20, 19
FORCE1, FORCE0 (depends on mode change)
Transition From
Transition To
High-Z FOHx current (11)
Force current (01)
270 ns
High-Z FOHx current (11)
Force voltage (00)
1.65 s
2.3 s
2.95 s
3.6 s
High-Z FOHx current (11)
High-Z FOHx voltage (10)
1.65 s
2.3 us
2.95 us
3.6 s
Force current (01)
High-Z FOHx current (11)
270 ns
Force current (01)
High-Z FOHx voltage (10)
1.65 s
2.3 s
2.95 s
3.6 s
Force current (01)
Force voltage (00)
1.65 s
2.3 s
2.95 s
3.6 s
High-Z FOHx voltage (10)
Force voltage (00)
270 ns
High-Z FOHx voltage (10)
Force current (01)
1.65 s
2.3 s
2.95 s
3.6 s
High-Z FOHx voltage (10)
High-Z FOHx current (11)
1.65 s
2.3 s
2.95 s
3.6 s
Force voltage (00)
High-Z FOHx voltage (10)
270 ns
Force voltage (00)
High-Z FOHx current (11)
1.65 s
2.3 s
2.95 s
3.6 s
Force voltage (00)
Force current (01)
1.65 s
2.3 s
2.95 s
3.6 s
17, 16, 15
C2 to C0; current range selection (any range change)
1.65 s
2.3 s
2.95 s
3.6 s
14, 13
MEASx (measure mode selection)
270 ns
12
FIN
270 ns
11
SFO
270 ns
10
SS0
270 ns
9
CL
270 ns
8
CPOLH
270 ns
7
Compare V/I
1.65 s
2.3 s
2.95 s
3.6 s
6
Clear
270 ns
相关PDF资料 |
PDF描述 |
|---|---|
| ESC65DRTI | CONN EDGECARD 130PS DIP .100 SLD |
| AMC30DRTS | CONN EDGECARD 60POS .100 DIP SLD |
| AMC30DRES | CONN EDGECARD 60POS .100 EYELET |
| ASC31DRAS | CONN EDGECARD 62POS .100 R/A DIP |
| RGM40DTMT | CONN EDGECARD 80POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5522JSVUZ | 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| AD5522JSVUZ-RL | 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:每引脚参数测量单元（PPMU） 应用:自动测试设备 安装类型:表面贴装 封装/外壳:80-TQFP 裸露焊盘 供应商器件封装:80-TQFP-EP（12x12） 标准包装:1,000 |
| AD5523JCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs |
| AD5530 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs |
| AD5530_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters |
发布紧急采购，3分钟左右您将得到回复。