参数资料
| 型号： | AD5522JSVDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 47/64页 |
| 文件大小： | 0K |
| 描述： | IC PMU QUAD 16BIT DAC 80-TQFP |
| 产品变化通告： | Improve FI ac crosstalk |
| 设计资源： | Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104) |
| 标准包装： | 1 |
| 类型： | 每引脚参数测量单元（PPMU） |
| 应用： | 自动测试设备 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP（12x12） |
| 包装： | 托盘 |
| 产品目录页面： | 798 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
Data Sheet
AD5522
Rev. E | Page 51 of 64
DAC Addressing
For the FIN and comparator (CPH and CPL) DACs, there is a
set of X1, M, and C registers for each current range, and one set
for the voltage range; for the clamp DACs (CLL and CLH),
there are only two sets of X1, M, and C registers.
When calibrating the device, the M and C registers allow volatile
storage of gain and offset coefficients. Calculation of the corres-
ponding DAC X2 register occurs only when the X1 data is loaded
(no internal calculation occurs on M or C updates).
There is one offset DAC for all four channels in the device that
is addressed using the PMUx bits. The offset DAC has only an
input register associated with it; no M or C registers are asso-
ciated with this DAC. When writing to the offset DAC, set the
MODE1 and MODE0 bits high to address the DAC input
register (X1).
The same address table is also used for readback of a particular
DAC address.
Note that CLL is clamp level low and CLH is clamp level high.
When forcing a voltage, the current clamps are engaged;
therefore, both the CLL current ranges register set and the
CLH current ranges register set are loaded to the clamp DACs.
When forcing a current, the voltage clamps are engaged;
therefore, both the CLL voltage range register set and the
CLH voltage range register set are loaded to the clamp DACs.
All codes not explicitly referenced Table 29 are reserved and
should not be used.
Table 29. DAC Register Addressing
A5
A4
A3
A2
A1
A0
MODE1
MODE0
Register Set
Addressed Register
0
1
N/A
Offset DAC X
0
1
0
1
±5 A current range
FIN M
1
0
FIN C
1
FIN X1
0
1
0
1
0
1
±20 A current range
FIN M
1
0
FIN C
1
FIN X1
0
1
0
1
0
1
±200 A current range
FIN M
1
0
FIN C
1
FIN X1
0
1
0
1
0
1
±2 mA current range
FIN M
1
0
FIN C
1
FIN X1
0
1
0
1
±external current range
FIN M
1
0
FIN C
1
FIN X1
0
1
0
1
0
1
Voltage range
FIN M
1
0
FIN C
1
FIN X1
0
1
0
1
0
1
Current ranges
CLL M
1
0
CLL C
1
CLL X11
0
1
0
1
0
1
0
1
Voltage range
CLL M
1
0
CLL C
1
CLL X1
0
1
0
1
Current ranges
CLH M
1
0
CLH C
1
CLH X12
0
1
0
1
0
1
Voltage range
CLH M
1
0
CLH C
1
CLH X1
1
0
1
±5 A current range
CPL M
1
0
CPL C
1
CPL X1
相关PDF资料 |
PDF描述 |
|---|---|
| ESC65DRTI | CONN EDGECARD 130PS DIP .100 SLD |
| AMC30DRTS | CONN EDGECARD 60POS .100 DIP SLD |
| AMC30DRES | CONN EDGECARD 60POS .100 EYELET |
| ASC31DRAS | CONN EDGECARD 62POS .100 R/A DIP |
| RGM40DTMT | CONN EDGECARD 80POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5522JSVUZ | 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| AD5522JSVUZ-RL | 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:每引脚参数测量单元（PPMU） 应用:自动测试设备 安装类型:表面贴装 封装/外壳:80-TQFP 裸露焊盘 供应商器件封装:80-TQFP-EP（12x12） 标准包装:1,000 |
| AD5523JCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs |
| AD5530 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs |
| AD5530_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters |
发布紧急采购，3分钟左右您将得到回复。