参数资料
| 型号： | AD5522JSVDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 54/64页 |
| 文件大小： | 0K |
| 描述： | IC PMU QUAD 16BIT DAC 80-TQFP |
| 产品变化通告： | Improve FI ac crosstalk |
| 设计资源： | Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104) |
| 标准包装： | 1 |
| 类型： | 每引脚参数测量单元（PPMU） |
| 应用： | 自动测试设备 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP（12x12） |
| 包装： | 托盘 |
| 产品目录页面： | 798 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD5522
Data Sheet
Rev. E | Page 58 of 64
APPLICATIONS INFORMATION
POWER-ON DEFAULT
The power-on default for all DAC channels is that the contents
of each M register are set to full scale (0xFFFF), and the contents
of each C register are set to midscale (0x8000). The contents of
the DAC X1 registers at power-on are listed in Table 36.
The power-on default for the alarm status register is 0xFFFFF0,
and the power-on default for the comparator status register is
0x400000. The power-on default values of the PMU register and
the system control register are shown in Table 37 and Table 38.
SETTING UP THE DEVICE ON POWER-ON
On power-on, default conditions are recalled from the power-
on reset register to ensure that each PMU and DAC channel is
powered up in a known condition. To operate the device, the
user must follow these steps:
1. Configure the device by writing to the system control
register to set up different functions as required.
2. Calibrate the device to trim out errors, and load the
required calibration values to the gain (M) and offset (C)
registers. Load codes to each DAC input (X1) register.
When X1 values are loaded to the individual DACs, the
calibration engine calculates the appropriate X2 value and
stores it, ready for the PMU address to call it.
3. Load the required PMU channel with the required force
mode, current range, and so on. Loading the PMU channel
configures the switches around the force amplifier,
measure function, clamps, and comparators, and also acts
as a load signal for the DACs, loading the DAC register
with the appropriate stored X2 value.
4. Because the voltage and current ranges have individual
DAC registers associated with them, each PMU register
mode of operation calls a particular X2 register. Therefore,
only updates (that is, changes to the X1 register) to DACs
associated with the selected mode of operation are reflected
in the output of the PMU. If there is a change to the X1
value associated with a different PMU mode of operation,
this X1 value and its M and C coefficients are used to
calculate a corresponding X2 value, which is stored in the
correct X2 register, but this value is not loaded to the DAC.
Table 36. Default Contents of DAC Registers at Power-On
DAC Register
Default Value
Offset DAC
0xA492
FIN DAC
0x8000
CLL DAC
0x0000
CLH DAC
0xFFFF
CPL DAC
0x0000
CPH DAC
0xFFFF
Table 37. Power-On Default for System Control Register
Bit
Bit Name
Default Value
21 (MSB)
CL3
0
20
CL2
0
19
CL1
0
18
CL0
0
17
CPOLH3
0
16
CPOLH2
0
15
CPOLH1
0
14
CPOLH0
0
13
CPBIASEN
0
12
DUTGND/CH
0
11
Guard ALM
0
10
Clamp ALM
0
9
INT10K
0
8
Guard EN
0
7
GAIN1
0
6
GAIN0
0
5
TMP enable
1
4
TMP1
0
3
TMP0
0
2
Latched
0
1
Unused data bit
0
0 (LSB)
Unused data bit
0
Table 38. Power-On Default for PMU Register
Bit
Bit Name
Default Value
21 (MSB)
CH EN
0
20
FORCE1
0
19
FORCE0
0
18
Reserved
0
17
C2
0
16
C1
1
15
C0
1
14
MEAS1
1
13
MEAS0
1
12
FIN
0
11
SF0
0
10
SS0
0
9
CL
0
8
CPOLH
0
7
Compare V/I
0
6
LTMPALM
1
5
TMPALM
1
4
Unused data bit
0
3
Unused data bit
0
2
Unused data bit
0
1
Unused data bit
0
0 (LSB)
Unused data bit
0
相关PDF资料 |
PDF描述 |
|---|---|
| ESC65DRTI | CONN EDGECARD 130PS DIP .100 SLD |
| AMC30DRTS | CONN EDGECARD 60POS .100 DIP SLD |
| AMC30DRES | CONN EDGECARD 60POS .100 EYELET |
| ASC31DRAS | CONN EDGECARD 62POS .100 R/A DIP |
| RGM40DTMT | CONN EDGECARD 80POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5522JSVUZ | 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| AD5522JSVUZ-RL | 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:每引脚参数测量单元（PPMU） 应用:自动测试设备 安装类型:表面贴装 封装/外壳:80-TQFP 裸露焊盘 供应商器件封装:80-TQFP-EP（12x12） 标准包装:1,000 |
| AD5523JCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs |
| AD5530 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs |
| AD5530_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters |
发布紧急采购，3分钟左右您将得到回复。