参数资料
| 型号： | AD5522JSVDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 39/64页 |
| 文件大小： | 0K |
| 描述： | IC PMU QUAD 16BIT DAC 80-TQFP |
| 产品变化通告： | Improve FI ac crosstalk |
| 设计资源： | Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104) |
| 标准包装： | 1 |
| 类型： | 每引脚参数测量单元（PPMU） |
| 应用： | 自动测试设备 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP（12x12） |
| 包装： | 托盘 |
| 产品目录页面： | 798 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD5522
Data Sheet
Rev. E | Page 44 of 64
REGISTER UPDATE RATES
The value of the X2 register is calculated each time the user writes
new data to the corresponding X1 register and for some PMU
register updates. The calculation is performed in a three-stage
process. The first two stages take approximately 650 ns each, and
the third stage takes approximately 350 ns. When the write to the X1
register is complete, the calculation process begins. If the write
operation involves the update of a single DAC channel, the user is
free to write to another X1 register, provided that the write
operation does not finish (SYNC returns high) until after the
first-stage calculation is complete, that is, 650 ns after the
completion of the first write operation.
WRITE 1
WRITE 2
WRITE 3
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
~650ns
650ns
CALIBRATION ENGINE TIME
350ns
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
FIRST
STAGE
SECOND
STAGE
THIRD
STAGE
06197-
036
Figure 57. Multiple Single-Channel Writes Engaging the Calibration Engine
REGISTER SELECTION
The serial word assignment consists of 29 bits. Bit 28 to Bit 22
are common to all registers, whether writing to or reading from
the device. The PMU3 to PMU0 data bits (Bit 27 to Bit 24) address
each PMU channel (or associated DAC register). When the
PMU3 to PMU0 bits are all 0s, the system control register is
addressed.
The mode bits, MODE0 and MODE1, address the different sets
of DAC registers and the PMU register.
Table 19. Mode Bits
B23
MODE1
B22
MODE0
Action
0
Write to the system control register or
the PMU register
0
1
Write to the DAC gain (M) register
1
0
Write to the DAC offset (C) register
1
Write to the DAC input data (X1) register
Readback Control, RD/WR
Setting the RD/WR bit (Bit 28) high initiates a readback
sequence of the PMU, alarm status, comparator status, system
control, or DAC register, as determined by the address bits.
PMU Address Bits: PMU3, PMU2, PMU1, PMU0
The PMU3 to PMU0 data bits (Bit 27 to Bit 24) address each
PMU channel on chip. These bits allow individual control of
each PMU channel or any combination of channels, in addition
to multichannel programming. PMU bits also allow access to
write registers such as the system control register and the DAC
registers, in addition to reading from all the registers (see Table 20).
NOP (No Operation)
If an NOP (no operation) command is loaded, no change is
made to the DAC or PMU registers. This code is useful when
performing a readback of a register within the device (via the
SDO pin) where a change of DAC code or PMU function may
not be required.
Reserved Commands
Any bit combination that is not described in the register address
tables for the PMU, DAC, and system control registers indicates
a reserved command. These commands are unassigned and are
reserved for factory use. To ensure correct operation of the
device, do not use reserved commands.
相关PDF资料 |
PDF描述 |
|---|---|
| ESC65DRTI | CONN EDGECARD 130PS DIP .100 SLD |
| AMC30DRTS | CONN EDGECARD 60POS .100 DIP SLD |
| AMC30DRES | CONN EDGECARD 60POS .100 EYELET |
| ASC31DRAS | CONN EDGECARD 62POS .100 R/A DIP |
| RGM40DTMT | CONN EDGECARD 80POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5522JSVUZ | 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| AD5522JSVUZ-RL | 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:每引脚参数测量单元（PPMU） 应用:自动测试设备 安装类型:表面贴装 封装/外壳:80-TQFP 裸露焊盘 供应商器件封装:80-TQFP-EP（12x12） 标准包装:1,000 |
| AD5523JCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs |
| AD5530 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs |
| AD5530_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters |
发布紧急采购，3分钟左右您将得到回复。