- 您现在的位置：买卖IC网 > PDF目录373890 > AD6623PCB (Analog Devices, Inc.) 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP PDF资料下载
参数资料
| 型号： | AD6623PCB |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| 中文描述： | 4通道，104 MSPS的数字传输信号处理器判刑 |
| 文件页数： | 22/40页 |
| 文件大小： | 381K |
| 代理商： | AD6623PCB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. 0
AD6623
–22–
CIC Scaling
The scale factor S
CIC
is a programmable unsigned integer
between 4 and 32. This is a combined scaler for the CIC5 and
rCIC2 stages. The overall gain of the CIC section is given by
the equation below
CIC Gain
CIC5
The first CIC filter stage, the CIC5, is a fifth order interpolating
cascaded integrator comb whose impulse response is completely
defined by its interpolation factor, L
CIC5
. The value L
CIC5
–
1 can
be independently programmed for each channel at location 0xn09.
L
L
CIC
rCIC
S
CIC
_
–
=
×
×
5
4
2
2
(10)
2
–
S
CIC
M
rCIC2
L
rCIC2
L
CIC5
CIC_SCALE
rCIC2
CIC5
Figure 26. CIC5
While this control register is 8 bits wide, L
CIC5
should be confined
to the range from 1 to 32 to avoid the possibility of internal
overflow for full scale inputs. The output rate of this stage is given
by the equation below.
f
f
L
CIC
CIC
CIC
2
5
5
=
×
(11)
The transfer function of the CIC5 is given by the following
equations with respect to the CIC5 output sample rate, f
samp5
.
CIC
z
z
–
z
L
CIC
5
1
1
5
1
5
( )
–
–
–
=
(12)
The SCIC value can be independently programmed for each
channel at Control Register 0xn06. S
CIC
may be safely calculated
according to equation (13) below to ensure the net gain through
the CIC stages.
SCIC serves to frame which bits of the CIC output are transferred
to
the NCO stage. This results in controlling the data out of the
CIC
stages in 6 dB Increments. For the best dynamic range, S
CIC
should be set to the smallest value possible (lowest attenuation)
without creating an overflow condition. This can be safely
accomplished using the equation below. To ensure the CIC
output data is in range, equation (13) must always be met. The
maximum total interpolation rate may be limited by the amount
of scaling available.
(
4
2
5
log
log
S
ceil
L
L
CIC
CIC
CIC
≥
×
)
+
(
)
(
)
2
2
(13)
0
58
≤
≤
S
CIC
(14)
This polynomial fraction can be completely reduced as follows
demonstrating a finite impulse response with perfect phase
linearity for all values of L
CIC5
.
CIC( )
z
z
e
k
k
L
j
k
L
k
L
CIC
∑
=
CIC
CIC
∑
5
0
1
5
1
2
1
1
5
5
5
5
–
–
–
–
–
=
=
=
π
(15)
The frequency response of the CIC5 can be expressed as follows.
The initial 1/L
CIC5
factor normalizes for the increased rate,
which is appropriate when the samples are destined for a DAC
with a zero order hold output. The maximum gain is L
CIC54
at
baseband, but internal registers peak in response to various
dynamic inputs. As long as L
CIC5
is confined to 32 or less, there
is no possibility of overflow at any register.
CIC
f
L
L
f
f
f
f
CIC
CIC
CIC
CIC
5
1
5
5
5
5
5
( )
=
×
sin
sin
π
π
(16)
The pass band droop of CIC5 should be calculated using this equation
and can be compensated for in the RCF stage. The gain should
be calculated from the CIC scaling section above.
As an example, consider an input from the RCF whose bandwidth
is 0.141 of the RCF output rate, centered at baseband. Interpolation
by a factor of five reveals five images, as shown below.
10
d
–
10
–
30
–
3
3
–
2
–
1
0
1
2
–
50
–
70
–
90
–
110
–
130
–
150
Figure 27. Interpolation Images
The CIC5 rejects each of the undesired images while passing the
image at baseband. The images of a pure tone at channel center
(DC) are nulled perfectly, but as the bandwidth increases the
rejection is diminished. The lower band edge of the first image
always has the least rejection. In this example, the CIC5 is inter-
polating by a factor of five and the input signal has a bandwidth
of 0.141 of the RCF output sample rate. The plot below shows
–
110 dBc rejection of the lower band edge of the first image. All
other image frequencies have better rejection.
10
d
–
10
–
30
–
3
3
–
2
–
1
0
1
2
–
50
–
70
–
90
–
110
–
130
–
150
Figure 28. –110 dBc Rejection
相关PDF资料 |
PDF描述 |
|---|---|
| AD6624AS | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624A | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630AR | Differential, Low Noise IF Gain Block with Output Clamping |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6623S/PCB | 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk |
| AD6624 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624A | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | 制造商:Advanced Micro Devices 功能描述: |
| AD6624AABCZ | 功能描述:DIGITAL SIGNAL PROC 196 CSP-BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。