参数资料
型号: AD9558BCPZ
厂商: Analog Devices Inc
文件页数: 2/104页
文件大小: 0K
描述: IC CLOCK TRANSLATOR 64LFCSP
产品变化通告: AD9558 Minor Metal Mask Change 17/Apr/2012
标准包装: 1
类型: 时钟/频率转换器
PLL:
主要目的: 以太网,SONET/SDH,Stratum
输入: CMOS,LVDS,LVPECL
输出: CMOS,HSTL,LVDS
电路数: 1
比率 - 输入:输出: 4:6
差分 - 输入:输出: 是/是
频率 - 最大: 1.25GHz
电源电压: 1.71 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 托盘
AD9558
Data Sheet
Rev. B | Page 10 of 104
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT TIMING SKEW
10 pF load
Between OUT0 and OUT1
10
70
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT0 and OUT3
105
222
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT0 and OUT5
1.39
1.76
ns
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT1 and OUT2
(OUT1 and OUT2 Share the
Same Divider)
1
12
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT3 and OUT4
(OUT3 and OUT4 Share the
Same Divider)
1
24
ps
HSTL mode on both drivers; rising edge only; any
divide value
Across All OUT0 to OUT4 HSTL
105
235
ps
HSTL mode on all drivers; rising edge only; any
divide value
Across All OUT0 to OUT4 LVDS
100
235
ps
LVDS mode on all drivers; rising edge only; any
divide value
Additional Delay on One Driver by
Changing Its Logic Type
HSTL to LVDS
5
+1
+5
ps
Positive value indicates that the LVDS edge is
delayed relative to HSTL
HSTL to 1.8 V CMOS
5
0
+5
ps
Positive value indicates that the CMOS edge is
delayed relative to HSTL
HSTL to 3.3 V CMOS, Strong Mode
The CMOS edge is delayed relative to HSTL
OUT0 CMOS to OUT1 HSTL
3.53
3.59
ns
OUT0 CMOS to OUT3 HSTL
3.55
3.65
ns
OUT0 CMOS to OUT4 HSTL
3.56
3.68
ns
OUT0 CMOS to OUT5 HSTL
4.84
5.1
ns
1
The listed values are for the slower edge (rise or fall).
TIME DURATION OF DIGITAL FUNCTIONS
Table 11.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
TIME DURATION OF DIGITAL
FUNCTIONS
EEPROM-to-Register Download
Time
13
20
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F)
Register-to-EEPROM Upload Time
138
145
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F)
Minimum Power-Down Exit Time
1
ms
Time from power-down exit to system clock
lock detect
相关PDF资料
PDF描述
AD9557BCPZ IC CLOCK TRANSLATOR 40LFCSP
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
相关代理商/技术参数
参数描述
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP (0.240",6.10mm 宽) 供应商设备封装:64-TSSOP 包装:管件
AD9559 制造商:AD 制造商全称:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:时钟和定时器开发工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
AD9559BCPZ 功能描述:时钟发生器及支持产品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
AD9559BCPZ-REEL7 功能描述:时钟发生器及支持产品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56