参数资料
型号: AD9558BCPZ
厂商: Analog Devices Inc
文件页数: 24/104页
文件大小: 0K
描述: IC CLOCK TRANSLATOR 64LFCSP
产品变化通告: AD9558 Minor Metal Mask Change 17/Apr/2012
标准包装: 1
类型: 时钟/频率转换器
PLL:
主要目的: 以太网,SONET/SDH,Stratum
输入: CMOS,LVDS,LVPECL
输出: CMOS,HSTL,LVDS
电路数: 1
比率 - 输入:输出: 4:6
差分 - 输入:输出: 是/是
频率 - 最大: 1.25GHz
电源电压: 1.71 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 托盘
AD9558
Data Sheet
Rev. B | Page 26 of 104
GETTING STARTED
CHIP POWER MONITOR AND STARTUP
The AD9558 monitors the voltage on the power supplies at
power-up. When DVDD3 is greater than 2.35 V ± 0.1 V and
DVDD and AVDD are greater than 1.4 V ± 0.05 V, the device
generates a 20 ms reset pulse. The power-up reset pulse is internal
and independent of the
A
RESETE
A
pin. This internal power-up reset
sequence eliminates the need for the user to provide external power
supply sequencing. Within 45 ns after the leading edge of the
internal reset pulse, the M7 to M0 multifunction pins behave
as high impedance digital inputs and continue to do so until
programmed otherwise. The delay on the M7 to M0 pin function
change is 45 ns for pin reset or soft reset.
During a device reset (either via the power-up reset pulse or the
A
RESETE
A
pin), the multifunction pins (M7 to M0) behave as high
impedance inputs, but upon removal of the reset condition,
level-sensitive latches capture the logic pattern present on the
multifunction pins.
MULTIFUNCTION PINS AT RESET/POWER-UP
The AD9558 requires the user to supply the desired logic state
to the PINCONTROL pin, as well as to the M7 to M0 pins. If
PINCONTROL is high, the part is in hard pin programming
details on hard pin programming.
At startup, there are three choices for the M7 to M0 pins: pull-
up, pull-down, and floating. If the PINCONTROL pin is low,
the M7 to M0 pins determine the following configurations:
Following a reset, the M1 and M0 pins determine whether
the serial port interface behaves according to the SPI or I2C
protocol. Specifically, M0 = M1 = low selects the SPI
interface, and any other value selects the I2C port. The 3-
level logic of M1 and M0 allows the user to select eight
possible I2C addresses (see Table 24).
The M3 and M2 pins select which of the eight possible
EEPROM profiles are loaded, or if the EEPROM loading is
bypassed. Leaving M3 and M2 floating at startup bypasses
the EEPROM loading, and the factory defaults are used
instead (see Table 22).
DEVICE REGISTER PROGRAMMING WHEN USING
A REGISTER SETUP FILE
The evaluation software contains a programming wizard and
a convenient graphical user interface that assists the user in
determining the optimal configuration for the DPLL, APLL,
and SYSCLK based on the desired input and output frequencies.
It generates a register setup file with a .STP extension that is
easily readable using a text editor.
After using the evaluation software to create the setup file, use
the following sequence to program the AD9557 once:
1. Register 0x0A01 = 0x20 (set user free run mode).
2. Register 0x0A02 = 0x02 (hold outputs in static SYNC).
(Skip this step if using SYNC on DPLL phase lock or SYNC
on DPLL frequency lock. See Register 0x0500[1:0].)
3. Register 0x0405 = 0x20 (clear APLL VCO calibration).
4. Write the register values in the STP file from Address 0x0000
to Address 0x032E.
5. Register 0x0005 = 0x01 (update all registers).
6. Write the rest of the registers in the STP file, starting at
Address 0x0400.
7. Register 0x0405 = 0x21 (calibrate APLLon next I/O update).
8. Register 0x0403 = 0x07 (configure APLL).
9. Register 0x0400 = 0x81 (configure APLL).
10. Register 0x0005 = 0x01 (update all registers).
11. Register 0x0A01[5] = 0b (clear user free run mode).
12. Register 0x0005 = 0x01 (update all registers).
REGISTER PROGRAMMING OVERVIEW
This section provides an overview of the register blocks in the
AD9558, describing what they do and why they are important.
Registers Differing from Defaults for Optimal Performance
Ensure that the following registers are programmed to the listed
values for optimal performance:
Register 0x0405[7:4] = 0x2
Register 0x0403 = 0x07
Register 0x0400 = 0x81
If the silicon revision (Register 0x000A) equals 0x21 or higher,
the values listed here are already the default values.
相关PDF资料
PDF描述
AD9557BCPZ IC CLOCK TRANSLATOR 40LFCSP
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
相关代理商/技术参数
参数描述
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP (0.240",6.10mm 宽) 供应商设备封装:64-TSSOP 包装:管件
AD9559 制造商:AD 制造商全称:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:时钟和定时器开发工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
AD9559BCPZ 功能描述:时钟发生器及支持产品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
AD9559BCPZ-REEL7 功能描述:时钟发生器及支持产品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56