参数资料
型号: AD9558BCPZ
厂商: Analog Devices Inc
文件页数: 59/104页
文件大小: 0K
描述: IC CLOCK TRANSLATOR 64LFCSP
产品变化通告: AD9558 Minor Metal Mask Change 17/Apr/2012
标准包装: 1
类型: 时钟/频率转换器
PLL:
主要目的: 以太网,SONET/SDH,Stratum
输入: CMOS,LVDS,LVPECL
输出: CMOS,HSTL,LVDS
电路数: 1
比率 - 输入:输出: 4:6
差分 - 输入:输出: 是/是
频率 - 最大: 1.25GHz
电源电压: 1.71 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 托盘
AD9558
Data Sheet
Rev. B | Page 58 of 104
POWER SUPPLY PARTITIONS
The AD9558 power supplies are divided into four groups:
DVDD3, DVDD, AVDD3, and AVDD. All power and ground
pins should be connected, even if certain blocks of the chip are
powered down.
RECOMMENDED CONFIGURATION FOR 3.3 V
SWITCHING SUPPLY
A popular power supply arrangement is to power the AD9558
with the output of a 3.3 V switching power supply.
When the AD9558 is powered using 3.3 V switching power
supplies, all of the 3.3 V supplies can be connected to the 3.3 V
switcher output, and a 0.1 F bypass capacitor should be placed
adjacent to each 3.3 V power supply pin.
CONFIGURATION FOR 1.8 V SUPPLY
When 1.8 V supplies are preferred, it is recommended that an
LDO regulator, such as the ADP222, be used to generate the
1.8 V supply from the 3.3 V supply.
The ADP222 offers excellent power supply rejection in a small
(2 mm × 2 mm) package. It has two 1.8 V outputs. One output
can be used for the DVDD pins (Pin 6, Pin 34, and Pin 35), and
the other output can drive the AVDD pins.
The ADP7104 is another good choice for converting 3.3 V to
1.8 V. The close-in noise of the ADP7104 is lower than that of
the ADP222; therefore, it may be better suited for applications
where close-in phase noise is critical and the AD9557 DPLL loop
bandwidth is <50 Hz. In such cases, all 1.8 V supplies can be
connected to one ADP7104.
Use of Ferrite Beads on 1.8 V Supplies
To ensure the very best output-to-output isolation, one ferrite
bead should be used instead of a bypass capacitor for each of
the following AVDD pins: Pin 12, Pin 22, Pin 29, and Pin 30. The
ferrite beads should be placed in between the 1.8 V LDO output
and each pin listed above. Ferrite beads that have low (<0.7 )
dc resistance and approximately 600 impedance at 100 MHz
are suitable for this application.
See Table 2 for the current consumed by each group. Refer to
Figure 20, Figure 21, and Figure 22 for information on the
power consumption vs. output frequency.
相关PDF资料
PDF描述
AD9557BCPZ IC CLOCK TRANSLATOR 40LFCSP
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
相关代理商/技术参数
参数描述
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP (0.240",6.10mm 宽) 供应商设备封装:64-TSSOP 包装:管件
AD9559 制造商:AD 制造商全称:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:时钟和定时器开发工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
AD9559BCPZ 功能描述:时钟发生器及支持产品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
AD9559BCPZ-REEL7 功能描述:时钟发生器及支持产品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56