参数资料
型号: AD9785-DPG2-EBZ
厂商: Analog Devices Inc
文件页数: 15/64页
文件大小: 0K
描述: BOARD EVALUATION FOR AD9785
标准包装: 1
系列: TxDAC®
DAC 的数量: 2
位数: 12
采样率(每秒): 800M
数据接口: 串行
设置时间: 22ms
DAC 型: 电流
工作温度: -40°C ~ 85°C
已供物品: 板,缆线,CD
已用 IC / 零件: AD9785
AD9785/AD9787/AD9788
Rev. A | Page 22 of 64
There are two phases to a communication cycle with the
AD9785/AD9787/AD9788. Phase 1 is the instruction cycle,
which is the writing of an instruction byte into the AD9785/
AD9787/AD9788, coincident with the first eight SCLK rising
edges. The instruction byte provides the AD9785/AD9787/
AD9788 serial port controller with information regarding the
data transfer cycle, which is Phase 2 of the communication
cycle. The instruction byte defines whether the upcoming data
transfer is read or write and the serial address of the register
being accessed.
The first eight SCLK rising edges of each communication cycle
are used to write the instruction byte into the AD9785/AD9787/
AD9788. The remaining SCLK edges are for Phase 2 of the
communication cycle. Phase 2 is the actual data transfer
between the AD9785/AD9787/AD9788 and the system
controller. The number of bytes transferred during Phase 2 of
the communication cycle is a function of the register being
accessed.
For example, when accessing the frequency tuning word (FTW)
register, which is four bytes wide, Phase 2 requires that four
bytes be transferred. If accessing the amplitude scale factor (ASF)
register, which is three bytes wide, Phase 2 requires that three
bytes be transferred. After transferring all data bytes per the
instruction byte, the communication cycle is completed.
At the completion of any communication cycle, the AD9785/
AD9787/AD9788 serial port controller expects the next eight
rising SCLK edges to be the instruction byte of the next
communication cycle.
All data input is registered on the rising edge of SCLK. All data
is driven out of the AD9785/AD9787/AD9788 on the falling
edge of SCLK.
Figure 43 through Figure 46 are useful in understanding the
general operation of the AD9785/AD9787/AD9788 serial port.
R/W N1 N0
A4 A3
A2 A1 A0 D7 D6N D5N
D00
D10
D20
D30
D7 D6N D5N
D00
D10
D20
D30
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SPI_CSB
SCLK
SPI_SDIO
SPI_SDO
07
09
8-
0
06
Figure 43. Serial Register Interface Timing, MSB First
A0 A1 A2
A3 A4
N0 N1 R/W D00 D10 D20
D7N
D6N
D5N
D4N
D00 D10 D20
D7N
D6N
D5N
D4N
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SPI_CSB
SCLK
SPI_SDIO
SPI_SDO
07
09
8-
0
07
Figure 44. Serial Register Interface Timing, LSB First
INSTRUCTION BIT 6
INSTRUCTION BIT 7
SPI_CSB
SCLK
SPI_SDIO
tDS
tDH
tPWH
tPWL
tSCLK
07
09
8-
00
8
Figure 45. SPI Register Write Timing
DATA BIT n–1
DATA BIT n
SPI_CSB
SCLK
SPI_SDIO
SPI_SDO
tDV
07
09
8-
00
9
Figure 46. SPI Register Read Timing Instruction Byte
相关PDF资料
PDF描述
EEM36DTMD-S189 CONN EDGECARD 72POS R/A .156 SLD
EEM36DTMH-S189 CONN EDGECARD 72POS R/A .156 SLD
0210390421 CABLE FLAT FLEX 1.18" 1MM 26POS
EVAL-AD5791SDZ BOARD EVAL FOR AD5791
VE-J2R-EZ CONVERTER MOD DC/DC 7.5V 25W
相关代理商/技术参数
参数描述
AD9785-EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9785 制造商:Analog Devices 功能描述:DUAL 12B, 1GSPS D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board
AD9786 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
AD9786BSV 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 16BIT DAC SMD 9786 TQFP80
AD9786BSVRL 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP T/R
AD9786BSVZ 功能描述:IC DAC 16BIT INTERPOL/SP 80TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC+® 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行,SPI? 转换器数目:1 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND