参数资料
型号: ADSP-21161NCCAZ100
厂商: Analog Devices Inc
文件页数: 13/60页
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 225MBGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: 主机接口,连接端口,串行端口
时钟速率: 100MHz
非易失内存: 外部
芯片上RAM: 128kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.80V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 225-BGA,CSPBGA
供应商设备封装: 225-CSPBGA(17x17)
包装: 托盘
其它名称: ADSP21161NCCAZ100
Rev. C
|
Page 20 of 60
|
January 2013
POWER DISSIPATION
Total power dissipation has two components: one due to inter-
nal circuitry and one due to the switching of external output
drivers.
Internal power dissipation depends on the instruction execution
sequence and the data operands involved. Using the current
specifications (IDDINPEAK, IDDINHIGH, IDDINLOW, IDDIDLE) from the
Electrical Characteristics on Page 18 and the current-versus-
operation information in Table 8, the programmer can estimate
the ADSP-21161N’s internal power supply (VDDINT) input cur-
rent for a specific application, according to the following
formula:
% Peak I
DD
-INPEAK
% High I
DD
-INHIGH
% Low I
DD
-INLOW
+ % Peak I
DD
-IDLE
= I
DDINT
Figure 8. Core Clock and System Clock Relationship to CLKIN
Table 7. CLKOUT and CCLK Clock Generation Operation
Timing Requirements
Calculation
CLKIN
Input Clock
1/tCK
CLKOUT
External Port System Clock
1/tCKOP
PLLICLK
PLL Input Clock
1/tPLLIN
CCLK
Core Clock
1/tCCLK
tCK
CLKIN Clock Period
1/CLKIN
tCCLK
(Processor) Core Clock Period
1/CCLK
tLCLK
Link Port Clock Period
(tCCLK) LR
tSCLK
Serial Port Clock Period
(tCCLK) SR
tSDK
SDRAM Clock Period
(tCCLK) SDCKR
tSPICLK
SPI Clock Period
(tCCLK) SPIR
1 where:
LR = link port-to-core clock ratio (1, 2, 3, or 1:4, determined by LxCLKD)
SR = serial port-to-core clock ratio (wide range, determined by CLKDIV)
SDCKR = SDRAM-to-Core Clock Ratio (1:1 or 1:2, determined by SDCTL register)
SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPICTL register)
LCLK = Link Port Clock
SCLK = Serial Port Clock
SDK = SDRAM Clock
SPICLK = SPI Clock
CLOCK DOUBLER
x1, x2
RATIOS
x2, x3, x4
PLL
ASYNCHRONOUS EP
HOST
SRAM
SYNCHRONOUS EP
MULTIPROCESSING
SBSRAM
HARDWARE
INTERRUPT
I/O FLAG
TIMER
P
L
IC
L
K
(4
.2
5
0
M
H
z
)
CLKDBL
CLKOUT
CLK_CFG1–0
CLKIN
(CRYSTAL OSCILLATOR
4.2–55 MHz)
XTAL
(QUARTZ CRYSTAL
27.5 MHz MAX)
CORE
I/O PROCESSOR
SPI
x1/8 MAX
SERIAL PORTS
x1/2 MAX
SDRAM
x1, x1/2
LINK PORTS
x1, x1/2, x1/3, x1/4
C
L
K
(3
3
.3
1
0
M
H
z
)
相关PDF资料
PDF描述
VE-B1V-CV-F1 CONVERTER MOD DC/DC 5.8V 150W
THJD107M010RJN CAP TANT 100UF 10V 20% 2917
VI-2NZ-CY-F3 CONVERTER MOD DC/DC 2V 20W
2300973 CONN 37POS D-SUB W/SCREW
1130-681K-RC CHOKE RF HI CURR 680UH 10% RAD
相关代理商/技术参数
参数描述
ADSP-21161NKCA-100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21161NKCA-100Z 制造商:Analog Devices 功能描述:
ADSP-21161NKCAZ100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21161NYCAZ110 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21261 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Embedded Processor