- 您现在的位置：买卖IC网 > PDF目录19382 > ADSP-21161NCCAZ100 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 225MBGA PDF资料下载
参数资料
| 型号： | ADSP-21161NCCAZ100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 50/60页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 225MBGA |
| 产品培训模块： | SHARC Processor Overview |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | 主机接口，连接端口，串行端口 |
| 时钟速率： | 100MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 128kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.80V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 225-BGA，CSPBGA |
| 供应商设备封装： | 225-CSPBGA（17x17） |
| 包装： | 托盘 |
| 其它名称： | ADSP21161NCCAZ100 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Rev. C
|
Page 54 of 60
|
January 2013
OUTPUT DRIVE CURRENTS
Figure 34 shows typical I-V characteristics for the output driv-
ers of the ADSP-21161N. The curves represent the current drive
capability of the output drivers as a function of output voltage.
TEST CONDITIONS
The DSP is tested for output enable, disable, and hold time.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high impedance state to the point when they
start driving. The output enable time tENA is the interval from
the point when a reference signal reaches a high or low voltage
level to the point when the output has reached a specified high
or low trip point, as shown in the Output Enable/Disable dia-
gram (Figure 35). If multiple pins (such as the data bus) are
enabled, the measurement value is that of the first pin to start
driving.
Output Disable Time
Output pins are considered to be disabled when they stop driv-
ing, go into a high-impedance state, and start to decay from
their output high or low voltage. The time for the voltage on the
bus to decay by V is dependent on the capacitive load, CL and
the load current, IL. This decay time can be approximated by the
following equation:
tDECAY = (CLV)/IL
The output disable time tDIS is the difference between tMEASURED
val from when the reference signal switches to when the output
voltage decays V from the measured output high or output low
voltage. tDECAY is calculated with test loads CL and IL, and with
V equal to 0.5 V.
Example System Hold Time Calculation
To determine the data output hold time in a particular system,
first calculate tDECAY using the equation given above. Choose V
to be the difference between the ADSP-21161N’s output voltage
and the input threshold for the device requiring the hold time. A
typical V will be 0.4 V. CL is the total bus capacitance (per data
line), and IL is the total leakage or three-state current (per data
line). The hold time will be tDECAY plus the minimum disable
time (i.e., tDATRWH for the write cycle).
Figure 34. Typical Drive Currents
SWEEP (VDDEXT) VOLTAGE – V
60
–10
–40
0
3.5
0.5
1.0
1.5
2.0
2.5
3.0
50
0
–20
–30
30
10
40
20
–50
–60
L
O
A
D
(V
D
E
X
T
)
C
U
R
E
N
T
–
m
A
VDDEXT = 3.47V, –40°C
VDDEXT = 3.3V, +25°C
VDDEXT = 3.13V, +105°C
VDDEXT = 3.47V, –40°C
VDDEXT = 3.3V, +25°C
80
–80
Figure 35. Output Enable/Disable
Figure 36. Equivalent Device Loading for AC
Measurements (Includes All Fixtures)
Figure 37. Voltage Reference Levels for AC
Measurements (Except Output Enable/Disable)
REFERENCE
SIGNAL
tDIS
OUTPUT STARTS DRIVING
VOH (MEASURED) – V
VOL (MEASURED) + V
tMEASURED
VOH
(MEASURED)
VOL
(MEASURED)
2.0V
1.0V
VOH
(MEASURED)
VOL
(MEASURED)
HIGH IMPEDANCE STATE.
TESTCONDITIONS CAUSETHIS
VOLTAGE TO BE APPROXIMATELY 1.5V.
OUTPUT STOPS DRIVING
tENA
tDECAY
1.5V
30pF
TO
OUTPUT
PIN
50
INPUT
OR
OUTPUT
1.5V
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B1V-CV-F1 | CONVERTER MOD DC/DC 5.8V 150W |
| THJD107M010RJN | CAP TANT 100UF 10V 20% 2917 |
| VI-2NZ-CY-F3 | CONVERTER MOD DC/DC 2V 20W |
| 2300973 | CONN 37POS D-SUB W/SCREW |
| 1130-681K-RC | CHOKE RF HI CURR 680UH 10% RAD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21161NKCA-100 | 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21161NKCA-100Z | 制造商:Analog Devices 功能描述: |
| ADSP-21161NKCAZ100 | 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21161NYCAZ110 | 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21261 | 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Embedded Processor |
发布紧急采购，3分钟左右您将得到回复。