- 您现在的位置：买卖IC网 > PDF目录19382 > ADSP-21161NCCAZ100 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 225MBGA PDF资料下载
参数资料
| 型号： | ADSP-21161NCCAZ100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/60页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 225MBGA |
| 产品培训模块： | SHARC Processor Overview |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | 主机接口，连接端口，串行端口 |
| 时钟速率： | 100MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 128kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.80V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 225-BGA，CSPBGA |
| 供应商设备封装： | 225-CSPBGA（17x17） |
| 包装： | 托盘 |
| 其它名称： | ADSP21161NCCAZ100 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Rev. C
|
Page 13 of 60
|
January 2013
REDY
O (O/D)
Host Bus Acknowledge. The ADSP-21161N deasserts REDY (low) to add wait states to a host access of its
IOP registers when CS and HBR inputs are asserted.
DMAR1
I/A
DMA Request 1 (DMA Channel 11). Asserted by external port devices to request DMA services. DMAR1 has
a 20 k
internal pull-up resistor that is enabled for DSPs with ID2–0=00x.
DMAR2
I/A
DMA Request 2 (DMA Channel 12). Asserted by external port devices to request DMA services. DMAR2 has
a 20 k
internal pull-up resistor that is enabled for DSPs with ID2–0=00x.
DMAG1
O/T
DMA Grant 1 (DMA Channel 11). Asserted by ADSP-21161N to indicate that the requested DMA starts on the
next cycle. Driven by bus master only. DMAG1 has a 20 k
internal pull-up resistor that is enabled for DSPs
with ID2–0 =00x.
DMAG2
O/T
DMA Grant 2 (DMA Channel 12). Asserted by ADSP-21161N to indicate that the requested DMA starts on the
next cycle. Driven by bus master only. DMAG2 has a 20 k
internal pull-up resistor that is enabled for DSPs
with ID2–0 =00x.
BR6–1
I/O/S
Multiprocessing Bus Requests. Used by multiprocessing ADSP-21161Ns to arbitrate for bus mastership. An
ADSP-21161N only drives its own BRx line (corresponding to the value of its ID2–0 inputs) and monitors all
others. In a multiprocessor system with less than six ADSP-21161Ns, the unused BRx pins should be pulled
high; the processor's own BRx line must not be pulled high or low because it is an output.
BMSTR
O
Bus Master Output. In a multiprocessor system, indicates whether the ADSP-21161N is current bus master
of the shared external bus. The ADSP-21161N drives BMSTR high only while it is the bus master. In a single-
processor system (ID =000), the processor drives this pin high. This pin is used for debugging purposes.
ID2–0
I
Multiprocessing ID. Determines which multiprocessing bus request (BR6–BR1) is used by ADSP-21161N.
ID= 001 corresponds to BR1, ID =010 corresponds to BR2, and so on. Use ID =000 or ID =001 in single-
processor systems. These lines are a system configuration selection that should be hardwired or only changed
at reset.
RPBA
I/S
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus
arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration
selection that must be set to the same value on every ADSP-21161N. If the value of RPBA is changed during
system operation, it must be changed in the same CLKIN cycle on every ADSP-21161N.
PA
I/O/T
Priority Access. Asserting its PA pin enables an ADSP-21161N bus slave to interrupt background DMA
transfers and gain access to the external bus. PA is connected to all ADSP-21161Ns in the system. If access
priority is not required in a system, the PA pin should be left unconnected. PA has a 20 k
internal pull-up
resistor that is enabled for DSPs with ID2–0 =00x.
DxA
I/O
Data Transmit or Receive Channel A (Serial Ports 0, 1, 2, 3). Each DxA pin has an internal pull-up resistor.
Bidirectional data pin. This signal can be configured as an output to transmit serial data, or as an input to
receive serial data.
DxB
I/O
Data Transmit or Receive Channel B (Serial Ports 0, 1, 2, 3). Each DxB pin has an internal pull-up resistor.
Bidirectional data pin. This signal can be configured as an output to transmit serial data, or as an input to
receive serial data.
SCLKx
I/O
Transmit/Receive Serial Clock (Serial Ports 0, 1, 2, 3). Each SCLK pin has an internal pull-up resistor. This
signal can be either internally or externally generated.
FSx
I/O
Transmit or Receive Frame Sync (Serial Ports 0, 1, 2, 3). The frame sync pulse initiates shifting of serial data.
This signal is either generated internally or externally. It can be active high or low or an early or a late frame
sync, in reference to the shifting of serial data.
SPICLK
I/O
Serial Peripheral Interface Clock Signal. Driven by the master, this signal controls the rate at which data is
transferred. The master may transmit data at a variety of baud rates. SPICLK cycles once for each bit trans-
mitted. SPICLK is a gated clock that is active during data transfers, only for the length of the transferred word.
Slave devices ignore the serial clock if the slave select input is driven inactive (HIGH). SPICLK is used to shift
out and shift in the data driven on the MISO and MOSI lines. The data is always shifted out on one clock edge
of the clock and sampled on the opposite edge of the clock. Clock polarity and clock phase relative to data
are programmable into the SPICTL control register and define the transfer format. SPICLK has a 50 k
internal
pull-up resistor.
Table 2. Pin Function Descriptions (Continued)
Pin
Type
Function
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B1V-CV-F1 | CONVERTER MOD DC/DC 5.8V 150W |
| THJD107M010RJN | CAP TANT 100UF 10V 20% 2917 |
| VI-2NZ-CY-F3 | CONVERTER MOD DC/DC 2V 20W |
| 2300973 | CONN 37POS D-SUB W/SCREW |
| 1130-681K-RC | CHOKE RF HI CURR 680UH 10% RAD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21161NKCA-100 | 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21161NKCA-100Z | 制造商:Analog Devices 功能描述: |
| ADSP-21161NKCAZ100 | 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21161NYCAZ110 | 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21261 | 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Embedded Processor |
发布紧急采购，3分钟左右您将得到回复。