- 您现在的位置：买卖IC网 > PDF目录12027 > ADUC7021BCPZ62 (Analog Devices Inc)IC MCU FLSH 62K ANLG I/O 40LFCSP PDF资料下载
参数资料
| 型号： | ADUC7021BCPZ62 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 77/104页 |
| 文件大小： | 0K |
| 描述： | IC MCU FLSH 62K ANLG I/O 40LFCSP |
| 产品培训模块： | ARM7 Applications & Tools Process Control |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 连通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外围设备： | PLA，PWM，PSM，温度传感器，WDT |
| 输入/输出数： | 13 |
| 程序存储器容量： | 64KB（32K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 2K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 数据转换器： | A/D 8x12b，D/A 2x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘，CSP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 74 of 104
Table 116. COMIID1 MMR Bit Descriptions
Bit 3:1
Status
Bits
Bit 0
NINT
Priority
Definition
Clearing
Operation
000
1
No interrupt
110
0
2
Matching network
address
Read COMRX
101
0
3
Address
transmitted,
buffer empty
Write data to
COMTX or
read COMIID0
011
0
1
Receive line status
interrupt
Read
COMSTA0
010
0
2
Receive buffer full
interrupt
Read COMRX
001
0
3
Transmit buffer
empty interrupt
Write data to
COMTX or
read COMIID0
000
0
4
Modem status
interrupt
Read
COMSTA1
Note that to receive a network address interrupt, the slave must
ensure that Bit 0 of COMIEN0 (enable receive buffer full interrupt)
is set to 1.
Table 117. COMADR Register
Name
Address
Default Value
Access
COMADR
0xFFFF0728
0xAA
R/W
COMADR is an 8-bit, read/write network address register that
holds the address checked for by the network addressable
UART. Upon receiving this address, the device interrupts the
processor and/or sets the appropriate status bit in COMIID1.
SERIAL PERIPHERAL INTERFACE
The ADuC7019/20/21/22/24/25/26/27/28/29 integrate a complete
hardware serial peripheral interface (SPI) on-chip. SPI is an
industry standard, synchronous serial interface that allows eight
bits of data to be synchronously transmitted and simultaneously
received, that is, full duplex up to a maximum bit rate of 3.48 Mb,
as shown in Table 118. The SPI interface is not operational with
core clock divider (CD) bits. POWCON[2:0] = 6 or 7 in master
mode.
The SPI port can be configured for master or slave operation.
and typically consists of four pins: MISO (P1.5), MOSI (P1.6),
SCLK (P1.4), and CS (P1.7).
On the transmit side, the SPITX register (and a TX shift register
outside it) loads data onto the transmit pin (in slave mode,
MISO; in master mode, MOSI). The transmit status bit, Bit 0,
in SPISTA indicates whether there is valid data in the SPITX
register.
Similarly, the receive data path consists of the SPIRX register
(and an RX shift register). SPISTA, Bit 3 indicates whether there
is valid data in the SPIRX register. If valid data in the SPIRX
register is overwritten or if valid data in the RX shift register is
discarded, SPISTA, Bit 5 (the overflow bit) is set.
MISO (Master In, Slave Out) Pin
The MISO pin is configured as an input line in master mode
and an output line in slave mode. The MISO line on the master
(data in) should be connected to the MISO line in the slave
device (data out). The data is transferred as byte wide (8-bit)
serial data, MSB first.
MOSI (Master Out, Slave In) Pin
The MOSI pin is configured as an output line in master mode
and an input line in slave mode. The MOSI line on the master
(data out) should be connected to the MOSI line in the slave
device (data in). The data is transferred as byte wide (8-bit)
serial data, MSB first.
SCLK (Serial Clock I/O) Pin
The master serial clock (SCLK) is used to synchronize the data
being transmitted and received through the MOSI SCLK
period. Therefore, a byte is transmitted/received after eight SCLK
periods. The SCLK pin is configured as an output in master
mode and as an input in slave mode.
In master mode, the polarity and phase of the clock are
controlled by the SPICON register, and the bit rate is defined
in the SPIDIV register as follows:
)
1
(
2
SPIDIV
f
UCLK
CLOCK
SERIAL
+
×
=
The maximum speed of the SPI clock is dependent on the clock
divider bits and is summarized in Table 118.
Table 118. SPI Speed vs. Clock Divider Bits in Master Mode
CD Bits
0
1
2
3
4
5
SPIDIV in Hex
0x05
0x0B
0x17
0x2F
0x5F
0xBF
SPI dpeed
in MHz
3.482
1.741
0.870
0.435
0.218
0.109
In slave mode, the SPICON register must be configured with
the phase and polarity of the expected input clock. The slave
accepts data from an external master up to 10.4 Mb at CD = 0.
The formula to determine the maximum speed is as follows:
4
HCLK
CLOCK
SERIAL
f
=
In both master and slave modes, data is transmitted on one edge
of the SCL signal and sampled on the other. Therefore, it is
important that the polarity and phase be configured the same
for the master and slave devices.
Chip Select (CS Input) Pin
In SPI slave mode, a transfer is initiated by the assertion of CS,
which is an active low input signal. The SPI port then transmits
and receives 8-bit data until the transfer is concluded by
deassertion of CS. In slave mode, CS is always an input.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B2M-IY-F3 | CONVERTER MOD DC/DC 10V 50W |
| MUSB-2A111-024BP | DUST COVER FOR MUSB TYPE A BLACK |
| VI-B2M-IY-F2 | CONVERTER MOD DC/DC 10V 50W |
| AT89C51AC3-S3SUM | IC 8051 MCU 64K FLASH 52-PLCC |
| VI-B2M-IY-F1 | CONVERTER MOD DC/DC 10V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7021BCPZ62I | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 产品培训模块:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 标准包装:90 系列:AVR® XMEGA 核心处理器:AVR 芯体尺寸:8/16-位 速度:32MHz 连通性:I²C，IrDA，SPI，UART/USART 外围设备:欠压检测/复位，DMA，POR，PWM，WDT 输入/输出数:50 程序存储器容量:192KB（96K x 16） 程序存储器类型:闪存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 电压 - 电源 (Vcc/Vdd):1.6 V ~ 3.6 V 数据转换器:A/D 16x12b; D/A 2x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:64-TQFP 包装:托盘 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
| ADUC7021BCPZ62I-RL | 功能描述:IC MCU 12BIT 1MSPS I2C 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC7021BCPZ62IRL7 | 制造商:Analog Devices 功能描述:MCU 16-bit/32-bit ADuC7xxx ARM7TDMI RISC 62KB Flash 3.3V 40-Pin LFCSP EP T/R |
| ADUC7021BCPZ62-RL | 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC7021BCPZ62-RL7 | 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
发布紧急采购，3分钟左右您将得到回复。