参数资料
型号: CS4103VHG
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: 微控制器/微处理器
英文描述: IEEE P1394a Physical Layer Device
中文描述: 3 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP80
封装: LQFP-80
文件页数: 16/24页
文件大小: 423K
代理商: CS4103VHG
www.national.com
16
Revision 1.0
G
Register Descriptions
(Continued)
3.3
The Port Status
Page_select field to 000b in the Base register at Address
07h. Status information is selected per-port within the Port
Status page by setting the Port_select field in the Base reg-
PORT STATUS: PAGE 0, PORTS[0:2]
page is accessed by
setting the
ister at Address 07h. Three sets of port status registers,
one per-port, are indexed by the Port_select field. Valid
Port_select values are 000b, 001b, and 010b.
Table 3-6. Port Status: Page 0 Bit Map
Address
0
1
2
3
4
5
6
7
08h
09h
AStat
Negotiated_speed
BStat
Child
Fault
Connected
Bias
RSVD
Disabled
Int_Enable
0Ah-0Fh
RSVD
Table 3-7. Port Status: Page 0 Registers
Bit
Name
Access
Reset
Description
Address 08h
Page 0, Port[n], Register-0
0:1
AStat
R
Undef
TPA Status:
TPA differential line state detected by the TPA arbitration com-
parators of the port specified by Port_select.
00 = Invalid
01 = 1
10 = 0
11 = Z
TPB Status
: TPB differential line state detected by the TPB arbitration com-
parators of the port specified by Port_select.
00 = Invalid
01 = 1
10 = 0
11 = Z
Child:
When set, the port specified by Port_select is a child. If clear, the port
is a parent.
Connected:
When set, the port specified by Port_select is connected.
Bias:
When set, the port specified by Port_select detects TPBias from a
connected PHY.
Disable:
When set, the port specified by Port_select is disabled.
2:3
BStat
R
Undef
4
Child
R
Undef
5
6
Connected
Bias
R
R
0
Undef
7
Disabled
RW
0
Address 09h
Page 0, Port[n], Register-1
0:2
Negotiated_ speed
R
Undef
Negotiated Speed:
The maximum negotiated speed between the port spec-
ified by Port_select and a connected port.
000 = 100 Mbits/sec
001 = 200 Mbits/sec
010 = 400 Mbits/sec
All other settings are reserved.
Interrupt Enable:
When set, the port specified by Port_select, port event
interrupts are enabled. A change in connected, bias, disabled, or fault states
will set the Port_event bit.
Fault:
A Suspend or Resume operation error of the port specified by
Port_select will set this bit. Writing a one to the bit will clear it to zero.
Reserved
3
Int_Enable
RW
0
4
Fault
RW
0
5:7
RSVD
--
--
Address 0Bh-0Fh
Page 0, Port[n], Register-2 through Register-7
0:7
RSVD
RW
00h
Reserved:
Do not set bits in these fields. Setting bits in these fields may
cause noncompliant or unspecified behavior.
相关PDF资料
PDF描述
CS4121EDWF20G Low Voltage Precision Air-Core Tach/Speedo Driver
CS4122 Triple Air-Core Gauge Driver with Serial Input Bus
CS4122XDWF24 Triple Air-Core Gauge Driver with Serial Input Bus
CS4122XDWFR24 Triple Air-Core Gauge Driver with Serial Input Bus
GS88136AD-150 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
相关代理商/技术参数
参数描述
CS41077DWR16 制造商:ON Semiconductor 功能描述:
CS41079DR8 制造商:ON Semiconductor 功能描述:
CS41080DR8G 制造商:ON Semiconductor 功能描述:LINEAR IC
CS41082T5 制造商:ON Semiconductor 功能描述:
CS41083T5 制造商:ON Semiconductor 功能描述: