参数资料
| 型号： | CS80C286-16 |
| 厂商： | Intersil |
| 文件页数： | 19/60页 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 16MHZ 68-PLCC |
| 标准包装： | 126 |
| 处理器类型： | 80C286 16-位 |
| 速度： | 16MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
26
System Interface
The 80C286 system interface appears in two forms: a local
bus and a system bus. The local bus consists of address,
data, status, and control signals at the pins of the CPU. A sys-
tem bus is any buffered version of the local bus. A system bus
may also differ from the local bus in terms of coding of status
and control lines and/or timing and loading of signals.
Bus Interface Signals and Timing
The 80C286 microsystems local bus interfaces the 80C286 to
local memory and I/O components. The interface has 24
address lines, 16 data lines, and 8 status and control signals.
The 80C286 CPU, 82C284 clock generator, 82C288 bus
controller, 82289 bus arbiter, 82C86H/87H transceivers, and
82C82/83H latches provide a buffered and decoded system
bus interface. The 82C284 generates the system clock and
LIMIT
BASE
0
15
23
0
CPU
TASK REGISTER
TYPE
DESCRIPTION
1
An available task state segment.
May be used as the destination
of a task switch operation.
3
A busy task state segment. Can-
not be used as the destination of
a task switch.
SYSTEM
SEGMENT
DESCRIPTOR
TR
RESERVED
P D
P
L
0 TYPE
BASE 15 - 0
LIMIT 15 - 0
BASE 23 - 16
TASK LDT SELECTOR
DS SELECTOR
SS SELECTOR
CS SELECTOR
ES SELECTOR
DI
SI
BP
SP
BX
DX
CX
AX
FLAG WORD
IP (ENTRY POINT)
SS FOR CPL 2
SP FOR CPL 2
SS FOR CPL 1
SP FOR CPL 1
SS FOR CPL 0
SP FOR CPL 0
BACK LINK SELECTOR TO TSS
42
40
38
36
34
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
0
CURRENT
TASK
STATE
INITIAL
STACKS
FOR CPL 0, 1, 2
BYTE
OFFSET
TASK
STATE
SEGMENT
PROGRAM INVISIBLE
15
0
15
0
P
DESCRIPTION
1
Base and Limit fields are valid.
0
Segment is not present in mem-
ory, Base and Limit are not de-
fined.
FIGURE 18. TASK STATE SEGMENT AND TSS REGISTERS
80C286
相关PDF资料 |
PDF描述 |
|---|---|
| ACB90DHAR | CONN EDGECARD 180PS R/A .050 DIP |
| MPC857TZQ66B | IC MPU PWRQUICC 66MHZ 357-PBGA |
| ABB95DHAS | CONN EDGECARD 190PS R/A .050 SLD |
| MPC857TVR66B | IC MPU POWERQUICC 66MHZ 357-PBGA |
| MPC8271ZQTIEA | IC MPU POWERQUICC II 516-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS80C286-1696 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2 | 制造商:Harris Corporation 功能描述: |
| CS80C286-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2096 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-20S2463 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。