参数资料
| 型号： | CS80C286-16 |
| 厂商： | Intersil |
| 文件页数： | 8/60页 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 16MHZ 68-PLCC |
| 标准包装： | 126 |
| 处理器类型： | 80C286 16-位 |
| 速度： | 16MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
16
Reserved Memory Locations
The 80C286 reserves two fixed areas of memory in real
address mode (see Figure 7); system initialization area and
interrupt table area. Locations from addresses FFFF0(H)
through FFFFF(H) are reserved for system initialization. Initial
execution begins at location FFFF0(H). Locations 00000(H)
through 003FF(H) are reserved for interrupt vectors.
Interrupts
Table 9 shows the interrupt vectors reserved for exceptions
and interrupts which indicate an addressing error. The
exceptions leave the CPU in the state existing before
attempting to execute the failing instruction (except for
PUSH, POP, PUSHA, or POPA). Refer to the next section
on protected mode initialization for a discussion on excep-
tion 8.
Protected Mode Initialization
To prepare the 80C286 for protected mode, the LIDT
instruction is used to load the 24-bit interrupt table base and
16-bit limit for the protected mode interrupt table. This
instruction can also set a base and limit for the interrupt vec-
tor table in real address mode. After reset, the interrupt table
base is initialized to 000000(H) and its size set to 03FF(H).
These values are compatible with 80C86 and 80C88 soft-
ware. LIDT should only be executed in preparation for pro-
tected mode.
Shutdown
Shutdown occurs when a severe error is detected that prevents
further instruction processing by the CPU. Shutdown and halt
are externally signalled via a halt bus operation. They can be
distinguished by A1 HIGH for halt and A1 LOW for shutdown. In
real address mode, shutdown can occur under two conditions:
Exceptions 8 or 13 happen and the IDT limit does not
include the interrupt vector.
A CALL INT or PUSH instruction attempts to wrap around
the stack segment when SP is not even.
An NMI input can bring the CPU out of shutdown if the IDT
limit is at least 000F(H) and SP is greater than 0005(H), oth-
erwise shutdown can only be exited via the RESET input.
3H
RESET BOOTSTRAP
PROGRAM JUMP
INTERRUPT POINTER
FOR VECTOR 255
INTERRUPT POINTER
FOR VECTOR 1
INTERRUPT POINTER
FOR VECTOR 0
FFFFFH
FFFF0H
3FFH
3FCH
7H
4H
0H
INITIAL CS:IP VALUE IS F000:FFF0
FIGURE 7. 80C286 REAL ADDRESS MODE INITIALLY
RESERVED MEMORY LOCATIONS
80C286
相关PDF资料 |
PDF描述 |
|---|---|
| ACB90DHAR | CONN EDGECARD 180PS R/A .050 DIP |
| MPC857TZQ66B | IC MPU PWRQUICC 66MHZ 357-PBGA |
| ABB95DHAS | CONN EDGECARD 190PS R/A .050 SLD |
| MPC857TVR66B | IC MPU POWERQUICC 66MHZ 357-PBGA |
| MPC8271ZQTIEA | IC MPU POWERQUICC II 516-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS80C286-1696 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2 | 制造商:Harris Corporation 功能描述: |
| CS80C286-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2096 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-20S2463 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。