参数资料
| 型号： | CS80C286-16 |
| 厂商： | Intersil |
| 文件页数： | 46/60页 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 16MHZ 68-PLCC |
| 标准包装： | 126 |
| 处理器类型： | 80C286 16-位 |
| 速度： | 16MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
50
ASSUMING WORD-ALIGNED MEMORY OPERAND. IF ODD ALIGNED, 80C286 TRANSFERS TO/FROM MEMORY BYTE-AT-A-TIME WITH TWO MEMORY
CYCLES.
FIGURE 38. 80C286 PEREQ/PEACK TIMING FOR ONE TRANSFER ONLY
NOTES:
54. PEACK always goes active during the first bus operation of a processor extension data operand transfer sequence. The first bus opera-
tion will be either a memory read at operand address or I/O read at port address 00FA(H).
55. To prevent a second processor extension data operand transfer, the worst case maximum time (Shown above) is
3 x
- 12AMAX -
MIN. The actual configuration dependent, maximum time is: 3 x
- 12AMAX -
MIN + N x 2 x
. N is the
number of extra TC states added to either the first or second bus operation of the processor extension data operand transfer sequence.
FIGURE 39. INITIAL 80C286 PIN STATE DURING RESET
NOTES:
56. Setup time for RESET
↑ may be violated with the consideration that φ1 of the processor clock may begin one system CLK period later.
57. Setup and hold times for RESET
↓ must be met for proper operation, but RESET ↓ may occur during φ1 or φ2.
58. The data bus is only guaranteed to be in a high impedance state at the time shown.
Waveforms (Continued)
1
12A
12B
4
5
TI
φ2
BUS
CYCLE TYPE
VCH
CLK
VCL
φ1
S1
S0
A23 - A0
M/IO,
PEACK
PEREQ
φ2
φ1
φ2
φ1
φ2
φ1
TS
TC
TS
TC
TI
I/O READ IF PROC. EXT. TO MEMORY
MEMORY READ IF MEMORY TO PROC. EXT.
MEMORY WRITE IF PROC. EXT. TO MEMORY
I/O WRITE IF MEMORY TO PROC. EXT.
MEMORY ADDRESS IF PROC. EXT. TO MEMORY TRANSFER I/O PORT
ADDRESS 00FA(H) IF MEMORY TO PROC. EXT. TRANSFER
I/O PORT ADDRESS 00FA(H) IF PROC. EXT. TO MEMORY TRANSFER
MEMORY ADDRESS IF MEMORY TO PROC. EXT. TRANSFER
(SEE NOTE 54)
(SEE NOTE 55)
COD INTA
1
4
1
4
1
6
7
12B
13
15
16
19
φ2
BUS
CYCLE TYPE
VCH
CLK
VCL
φ1
RESET
A23 - A0
(SEE NOTE 56)
φ2
φ1
φ2
φ1
φ2
φ1
φ2
UNKNOWN
S1
S0
BHE
M/IO
COD/INTA
LOCK
DATA
HLDA
PEACK
TX
TI
AT LEAST
(SEE NOTE 57)
(SEE NOTE 58)
16 CLK PERIODS
80C286
相关PDF资料 |
PDF描述 |
|---|---|
| ACB90DHAR | CONN EDGECARD 180PS R/A .050 DIP |
| MPC857TZQ66B | IC MPU PWRQUICC 66MHZ 357-PBGA |
| ABB95DHAS | CONN EDGECARD 190PS R/A .050 SLD |
| MPC857TVR66B | IC MPU POWERQUICC 66MHZ 357-PBGA |
| MPC8271ZQTIEA | IC MPU POWERQUICC II 516-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS80C286-1696 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2 | 制造商:Harris Corporation 功能描述: |
| CS80C286-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2096 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-20S2463 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。