参数资料
| 型号： | CS80C286-16 |
| 厂商： | Intersil |
| 文件页数： | 47/60页 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 16MHZ 68-PLCC |
| 标准包装： | 126 |
| 处理器类型： | 80C286 16-位 |
| 速度： | 16MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
51
80C286 Instruction Set Summary
Instruction Timing Notes
The instruction clock counts listed below establish the maxi-
mum execution rate of the 80C286. With no delays in bus
cycles, the actual clock count of an 80C286 program will
average 5% more than the calculated clock count, due to
instruction sequences which execute faster than they can be
fetched from memory.
To calculate elapsed times for instruction sequences, multi-
ply the sum of all instruction clock counts, as listed in the
table below, by the processor clock period. An 12.5MHz pro-
cessor clock has a clock period of 80 nanoseconds and
requires an 80C286 system clock (CLK input) of 25MHz.
Instruction Clock Count Assumptions
1. The instruction has been perfected, decoded and is
ready for execution. Control transfer instruction clock
counts include all time required to fetch, decode, and
prepare the next instruction for execution.
2. Bus cycles do not require wait states.
3. There are no processor extension data transfer or local
bus HOLD requests.
4. No exceptions occur during instruction execution.
Instruction Set Summary Notes
Addressing displacements selected by the MOD field are not
shown. If necessary they appear after the instruction fields
shown.
Above/below refers to unsigned value.
Greater refers to more positive signed values.
Less refers to less positive (more negative) signed values
if d = 1, then “to” register; if d = 0 then “from” register
if w = 1, then word instruction; if w = 0, then byte instruction
if s = 0, then 16-bit immediate data form the operand
if s = 1, then an immediate data byte is sign-extended to
form the 16-bit operand
x don’t care
z used for string primitives for comparison with ZF FLAG
If two clock counts are given, the smaller refers to a register
operand and the larger refers to a memory operand
* = add one clock if offset calculation requires summing 3
elements
n = number of times repeated
m = number of bytes of code in next instruction
Level (L) - Lexical nesting level of the procedure
The following comments describe possible exceptions, side
effects and allowed usage for instructions in both operating
modes of the 80C286.
FIGURE 40A. SHORT OPCODE FORMAT EXAMPLE
FIGURE 40B. LONG OPCODE FORMAT EXAMPLE
FIGURE 40. 80C286 INSTRUCTION FORMAT EXAMPLES
Waveforms (Continued)
LOW DISP/DATA
HIGH DISP/DATA
LOW DATA
HIGH DATA
OPCODE
MOD
REG
R/M
dw
BYTE 1
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
765 43210 7654 3210
REGISTER OPERAND REGISTERS TO USE IN OFFSET CALCULATION
REGISTER OPERAND/EXTENSION OF OPCODE
REGISTER MODE/MEMORY MODE WITH DISPLACEMENT LENGTH
WORD/BYTE OPERATION
DIRECTION IS TO REGISTER DIRECTION IS FROM REGISTER
OPERATION (INSTRUCTION) CODE
LOW DISP
HIGH DISP
BYTE 5
BYTE 4
BYTE 3
BYTE 2
BYTE 1
LONG OPCODE
MOD
REG
R/M
7654321 07654321 07654321 0
80C286
相关PDF资料 |
PDF描述 |
|---|---|
| ACB90DHAR | CONN EDGECARD 180PS R/A .050 DIP |
| MPC857TZQ66B | IC MPU PWRQUICC 66MHZ 357-PBGA |
| ABB95DHAS | CONN EDGECARD 190PS R/A .050 SLD |
| MPC857TVR66B | IC MPU POWERQUICC 66MHZ 357-PBGA |
| MPC8271ZQTIEA | IC MPU POWERQUICC II 516-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS80C286-1696 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2 | 制造商:Harris Corporation 功能描述: |
| CS80C286-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2096 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-20S2463 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。