ADVANCE INFORMATION
44
Micronas
4.3. Pin Descriptions
Low level selects parallel mode with LLC2 = 27/
32 MHz,
a
high
level
selects
656
mode
with
LLC2=54 MHz.
This is the input for the line-locked clock signal. The
frequency can be 27, 32, 40.5, 54 MHz.
This pin gets the horizontal sync information. Either
single or double horizontal frequency or VGA horizon-
tal sync signal.
This pin gets the vertical sync information. Either sin-
gle or double vertical frequency or VGA vertical sync
signal.
Pin 7, H-Drive frequency of range select, FREQSEL
This pin selects the frequency range for the horizontal
In case of a low level on 656EN, a low level on this pin
selects 27/32 MHz, a high level selects 40.5 MHz
(seeIn case of a low level on 656EN, a low level on this pin
selects 27 MHz, a high level selects 32 MHz
(see Sec-Additional pin for the vertical sync information. Via I2C-
Register the used vertical sync can be switched
between the inputs VS2 and VS (Pin
6)Pin 11,12, Crystal Output, Input, XTAL2 , XTAL1
These Pins are connected to an 5 MHz crystal oscilla-
tor. The security unit for the HOUT signal uses this
clock signal as reference.
Pin 14, Ground, Output Pin Driver, GNDP1) Output Pin Driver Reference
Pin 15, Supply Voltage, Output Pin Driver, VSUPP1) This pin is used as supply for the following digital out-
put pins: FIFORRD, FIFORD, FIFOWR, FIFORWR,
PWM1, PWM2, PWMV, HOUT, DFVBL, HSYNC,
VSYNC.
Pin 16, Reset for FIFO read counter, FIFORRD
This signal is active high and resets the read counter
in the display frequency doubling FIFO.
This signal is active high and enables the read counter
in the display frequency doubling FIFO.
This signal is active high and enables the write counter
in the display frequency doubling FIFO.
Pin 19, Reset for FIFO write counter, FIFORWR
This signal is active high and resets the write counter
in the display frequency doubling FIFO.
This output delivers a DC voltage with a resolution of
8 bit, adjustable over the I2C bus. The output is driven
by a push-pull stage. The PWM frequency is appr.
79.4 kHz. For a ripple-free voltage a first order low-
pass filter with a corner frequency < 120 Hz should be
applied.
74
GNDD
SUPPLYD
X
Ground, Digital Circuitry
75
Y0
IN
GNDD
Picture Bus Luma (LSB)
76
Y1
IN
GNDD
Picture Bus Luma
77
Y2
IN
GNDD
Picture Bus Luma
78
Y3
IN
GNDD
Picture Bus Luma
79
Y4
IN
GNDD
Picture Bus Luma
80
Y5
IN
GNDD
Picture Bus Luma
Pin No.
Pin Name
Type
Connection
Short Description
PQFP
80-pin
(if not used)