- 您现在的位置：买卖IC网 > PDF目录381697 > DDRSDRAM1111 (SAMSUNG SEMICONDUCTOR CO. LTD.) DDR SDRAM Specification Version 1.0 PDF资料下载
参数资料
| 型号： | DDRSDRAM1111 |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DDR SDRAM Specification Version 1.0 |
| 中文描述： | DDR SDRAM的规范版本1.0 |
| 文件页数： | 45/53页 |
| 文件大小： | 669K |
| 代理商： | DDRSDRAM1111 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页
- 45 -
REV. 1.0 November. 2. 2000
128Mb DDR SDRAM
Table 14. AC timing parameters and specifications
1. Maximum burst refresh of 8
2. tHZQ transitions occurs in the same access time windows as valid data transitions. These parameters are not referenced
to a specific voltage level, but specify when the device output is no longer driving.
3. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from
High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress,
DQS could be High at this time, depending on tDQSS.
4. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter,
but system performance (bus turnaround) will degrade accordingly.
5. The value of tQCSW min. is 1.25ns from the last low going data strobe edge to QFC high. And the value of
tQCSW max. is 0.5tcK from the first high going clock edge after the last low going data strobe edge to QFC
high.
6. the value of tQCSWI max. is 1.5tcK from the first high going clock edge after the last low going data strobe
edge to QFC high.
7. A write command can be applied with tRCD satisfied after this command.
Parameter
Symbol
-A2(PC266@CL=2) -B0(PC266@CL=2.5) -A0(PC200@CL=2)
Unit
Note
Min
Max
Min
Max
Min
Max
Exit self refresh to bank active command
tXSA
75
75
80
ns
7
Exit self refresh to read command
tXSR
200
200
200
Cycle
Refresh interval time
64Mb, 128Mb
tREF
15.6
15.6
15.6
us
1
256Mb
7.8
7.8
7.8
us
1
Output DQS valid window
tQH
tHPmin
-0.75ns
-
tHPmin
-0.75ns
-
tHPmin
-1.0ns
-
ns
Clock half period
tHP
tCLmin
or tCHmin
-
tCLmin
or tCHmin
-
tCLmin
or tCHmin
-
ns
DQS write postamble time
tWPST
0.25
0.25
0.25
tCK
4
QFC setup to first DQS edge on reads
tQCS
0.9
1.1
0.9
1.1
0.9
1.1
tCK
QFC hold after last DQS edge on reads
tQCH
0.4
0.6
0.4
0.6
0.4
0.6
tCK
Write command to QFC delay on write
tQCSW
4.0
4.0
4.0
ns
Write burst end to QFC delay on write
tQCHW
1.25ns
0.5tCK
1.25ns
0.5tCK
1.25ns
0.5tCK
5
Write burst end to QFC delay on write
interrupted by Precharge
tQCHWI
-
1.5tCK
-
1.5tCK
-
1.5tCK
6
相关PDF资料 |
PDF描述 |
|---|---|
| DDRSDRAM | DDR SDRAM Specification Version 0.61 |
| DDTA113TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA114TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA115TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA123TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DDR-SJE-Q2 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-Q2R-1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-R1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-R2 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJS-R1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED AlInGaP |
发布紧急采购，3分钟左右您将得到回复。