- 您现在的位置：买卖IC网 > Datasheet目录409 > DR-TRC105-450-EV (RFM)BOARD EVALUATION 450MHZ RFM RFIC Datasheet资料下载
参数资料
| 型号： | DR-TRC105-450-EV |
| 厂商： | RFM |
| 文件页数： | 22/67页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION 450MHZ RFM RFIC |
| 标准包装： | 1 |
| 类型： | 收发器 |
| 频率： | 447MHz ~ 451MHz |
| 适用于相关产品： | TRC105 |
| 已供物品： | 2 个板，天线，电池 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
FIFO_Int_Rx when the next packet is received. Note that CRC mapping to IRQ1 is not required if the CRC state is
read from the PKTCFG1E_ CRC_stat[0] bit prior to reading the final FIFO bytes.
8. When transmitting an extended variable length packet, begin filling the FIFO until IRQ0 trips, indicating the
FIFO is half full. Add up to 32 bytes to the FIFO (64 - (MCFG05_ FIFO_thresh +1)) when IRQ0 resets. Repeat the
partial packet loading each time IRQ0 resets until all bytes to be transmitted have been clocked in. The
IRQCFG0D_TX_IRQ1[3 ] bit can then be set to 1, which allows the TX_STOP event to be mapped to IRQ1.
TX_STOP signals the last bit to be transmitted has been transferred the modulator. Allow one bit period for this bit
to be transmitted before switching out of transmit mode.
3.9.4 Packet Payload Processing in Transmit and Receive
The TRC105 packet handler constructs transmit packets using the payload in the FIFO. In receive, it processes
the packets and extracts the payload to the FIFO. Packet processing in transmit and receive are detailed below.
For transmit, the packet handler adds the following fields and processing to the payload in the FIFO:
1. One automatic preamble byte
2. One to four additional preamble bytes, programmable and usually set to 3 or 4 bytes
3. One to four start pattern bytes, programmable and usually set to at least 2 bytes
4. Optional CRC checksum calculated over the FIFO payload and appending to the end of the packet
5. Optional Manchester encoding or DC-balanced scrambling
The payload in the FIFO may contain one or both of the following optional fields:
1. A length byte if the variable packet length mode is selected
2. A node address byte
If the FIFO is filled while transmit mode is enabled, and if IRQCFG0E_Start_Full[4] is set to 1, the modulator
waits until the first byte is written into the FIFO, then it starts sending the programmed preamble bytes followed by
the start pattern and the user payload. If IRQCFG0E_Start_Full[4 ] is set to 0 in the same conditions, the modu-
lator waits until the number of bytes written in the FIFO is equal to the number defined in the register MCFG05_
FIFO_thresh[5..0] . Note that the transmitter automatically sends preamble bytes in addition the number pro-
grammed while in transmit mode and waiting for the FIFO to receive the required number of bytes to start data
transmission. Data to be transmitted can also be written into the FIFO during standby mode. In this case, the data
is automatically transmitted when the transmit mode is enabled and the transmitter reaches its steady state.
If CRC is enabled, the CRC checksum is calculated over the payload bytes. This 16-bit checksum is sent after the
bytes in the FIFO. If CRC is enabled, the TX_STOP bit is set when the last CRC bit is transferred to the TX modu-
lator. If CRC is not enabled, the TX_STOP bit is set when the last bit from the FIFO is transferred to the TX modu-
lator. Note that the transmitter must remain on one bit period after the TX_STOP bit is set while the last bit is be-
ing transmitted. If the transmitter remains on following the transmission of the last bit after TX_STOP is set, the
transmitter will send preamble bytes. If Manchester encoding or scrambling is enabled, all data except the pream-
ble and start pattern is encoded or scrambled before transmission. Note that the length byte in the FIFO deter-
mines the length of the packet to be sent and the PKTCFG1C_Pkt_len[6..0] parameter is not used in transmit.
In receive, the packet handler retrieves the payload by performing the following steps:
1. Data and clock recovery synchronization to the preamble
2. Start pattern detection
3. Optional address byte check
4. Error detection through CRC
www.RFM.com E-mail: info@rfm.com
? 2009-2013 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 22 of 67
TRC105 - 05/29/13
相关PDF资料 |
PDF描述 |
|---|---|
| DR-TXC100-433 | BOARD EVALUATION 433MHZ TXC100 |
| DR-WLS1273L-EV | KIT EVAL FOR WLS1273L |
| DR7000-DK | 3G DEVELOPMENT KIT 433.92MHZ |
| DR7001-DK | 3G DEVELOPMENT KIT 315 MHZ |
| DR7003-DK | 3G DEVELOPMENT KIT 303.825 MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DRTU06D06 | 功能描述:时间延迟和计时继电器 180-240VAC/DC 1-60VDC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail |
| DRTU24A06 | 功能描述:时间延迟和计时继电器 180-240VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail |
| DRTU24A06R | 功能描述:时间延迟和计时继电器 90-140VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail |
| DRTU24B06 | 功能描述:时间延迟和计时继电器 90-140VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail |
| DRTU24B06R | 功能描述:时间延迟和计时继电器 2-24VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail |
发布紧急采购，3分钟左右您将得到回复。