参数资料
| 型号： | DS1863K |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 10/62页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR DS1863 |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | 电信，无源光学网络（PON） |
| 已用 IC / 零件： | DS1863 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Burst-Mode PON Controller
With Integrated Monitoring
during start-up. Masking the alarms until the completion
of the binary search prevents false alarms.
I STEP is programmed by the customer using the Start-
up Step register. This value should be programmed to
the maximum safe current increase that is allowable
during start-up. If this value is programmed too low, the
DS1863 will still operate, but it could take significantly
longer for the algorithm to converge and hence to con-
trol the average power.
If a fault is detected, and TX-D is toggled to re-enable the
outputs, the DS1863 will power up following a similar
sequence to an initial power up. The only difference is
that the DS1863 already has determined the present tem-
perature, so the t INIT time is not required for the DS1863
to recall the APC and MOD set points from EEPROM.
internal APC and BIAS reference. The HTXP/LTXP com-
parison will check HTXP if the last bias-update compar-
ison was above the APC set-point, and LTXP if the last
bias update comparison was below the APC set-point.
The DS1863 has a programmable comparator sample
time based on an internally generated clock to facilitate a
wide variety of external filtering options suitable for burst
mode transmitter data rates between 155Mbits/s and
1250Mbits/s. The rising edge of burst enable (BEN) trig-
gers the sample to occur, and the Sample Rate register
determines the delay. The internal clock is asynchronous
to BEN, causing a 100ns uncertainty as to when the first
sample will occur following BEN. After the first sample
occurs, subsequent samples will occur on a regular
interval. The following sample rate options are available.
BIAS and MOD Output as a Function
of Transmit Disable (TX-D)
If TX-D is asserted (logic 1) during operation, the out-
puts will immediately turn off (t OFF ). When TX-D is
deasserted (logic 0), the DS1863 will turn on the MOD
output with the value associated with the present tem-
perature, and initialize the I BIAS using the same search
algorithm as done at start-up. Soft TX-D (Lower
Memory, Register 6Eh) when asserted would allow a
software control identical to the TX-D pin.
TX-D TIMING (NORMAL OPERATION)
TX-D
SR 3 – SR 0
0000b
0001b
0010b
0011b
0100b
0101b
0110b
0111b
1000b
MINIMUM TIME
FROM BEN TO FIRST
SAMPLE (t FIRST )
±50ns
350ns
550ns
750ns
950ns
1350ns
1550ns
1750ns
2150ns
2950ns
REPEATED SAMPLE
PERIOD FOLLOWING
FIRST SAMPLE (t REP )
800ns
1200ns
1600ns
2000ns
2800ns
3200ns
3600ns
4400ns
6000ns
I BIAS
t OFF
t ON
1001b*
3150ns
6400ns
I MOD
t OFF
t ON
* All codes greater than 1001b (1010b–111b) use the maximum
sample time of code 1001b.
Figure 2. TX-D Timing (Output Disabled During Normal Operating
Conditions).
APC/Quick-Trip Shared Comparator Timing
The DS1863 ’ s input comparator is shared between the
APC control loop and the three quick-trip alarms
(HTXP, LTXP and HBIAS). The comparator polls the
alarms in a round-robin multiplexed sequence. Six of
every eight of the comparator readings will be used for
APC Loop bias current control. The other two updates
will be used to check the HTXP/LTXP (Monitor Diode
voltage) and the HBIAS (MON1) signals against the
Comparisons of the HTXP, LTXP, and HBIAS quick-trip
alarms will not occur during the burst enable low time.
Any quick-trip alarm that is detected will by default
remain active until a subsequent comparator sample
shows the condition no longer exists.
A second bias current monitor compares the DS1863 ’ s
bias current DAC ’ s code to a digital value stored in the
MAX IBIAS register. This comparison is made every
bias current update to ensure that a high bias current
will be quickly detected.
10
____________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| DS1864K | KIT EVAL FOR DS1864 |
| DS21349DK | KIT DESIGN FOR DS21349 |
| DS21352DK | KIT DESIGN FOR DS21352 |
| DS21354DK | KIT DESIGN FOR DS21354 |
| DS21458DK | KIT DESIGN FOR G511DS21458 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1863T+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| DS1864 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:SFP Laser Controller and Diagnostic IC |
| DS1864K | 功能描述:电源管理IC开发工具 RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| DS1864T | 制造商:Maxim Integrated Products 功能描述:DUAL TMP CTRL DAC+MONITORS,QFN - Rail/Tube |
| DS1864T+ | 功能描述:激光驱动器 SFP Laser Controller & Diagnostic IC RoHS:否 制造商:Micrel 数据速率:4.25 Gbps 工作电源电压:3 V to 3.6 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:QFN-16 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。