参数资料
型号: DS80C400-FNY+
厂商: Maxim Integrated Products
文件页数: 44/97页
文件大小: 0K
描述: IC MCU 75MHZ 16MB HP 100-LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 90
系列: 80C
核心处理器: 8051
芯体尺寸: 8-位
速度: 75MHz
连通性: 1 线,CAN,EBI/EMI,以太网,SIO,UART/USART
外围设备: 电源故障复位,WDT
输入/输出数: 64
程序存储器容量: 64KB(64K x 8)
程序存储器类型: ROM
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 1.62 V ~ 3.6 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 100-LQFP
包装: 托盘
配用: DS80C400-KIT#-ND - EVAL KIT FOR DS80C400
其它名称: DS80C400+FNY
DS80C400+FNY+
DS80C400+FNY+-ND
DS80C400+FNY-ND
DS80C400 Network Microcontroller
49 of 97
40-Bit Accumulator
The accelerator also incorporates an automatic accumulator function, permitting the implementation of multiply-
and-accumulate and divide-and-accumulate functions without any additional delay. Each time the accelerator is
used for a multiply or divide operation, the result is transparently added to a 40-bit accumulator. This can greatly
increase speed of DSP and other high-level math operations.
The accumulator can be accessed any time the multiply/accumulate status flag (MCNT1;D2h) is cleared. The
accumulator is initialized by performing five writes to the multiplier C register (MC;D5h), LSB first. The 40-bit
accumulator can be read by performing five reads of the multiplier C register, MSB first.
Ethernet Controller
The DS80C400 incorporates a 10/100Mbps Ethernet controller, which supports the protocol requirements for
operating an Ethernet/IEEE 802.3-compliant PHY device. It provides receive, transmit, and flow control
mechanisms through a media-independent interface (MII), which includes a serial management bus for configuring
external PHY devices. The MII can be configured to operate in half-duplex or full-duplex mode at either 10Mbps or
100Mbps, or can support 10Mbps ENDEC mode operation. The system clock (external clock source after internal
multiplication or division) must be a minimum of 25MHz for use of the Ethernet 100Mbps mode.
For half-duplex mode operation, the DS80C400 shares the Ethernet physical media with other stations on the
network. The DS80C400 follows the IEEE 802.3 carrier-sense multiple-access with collision detection (CSMA/CD)
method for accessing the physical media. The MAC waits until the physical carrier is idle before attempting a
transmission. Having multiple stations on the network results in the possibility of transmissions from different
stations colliding. When a collision is detected, the MAC waits some number of time slots (according to an internal
back-off timer) before attempting retransmission. Unless instructed otherwise, the MAC automatically attempts to
retransmit collided frames up to 16 times before aborting the transmit frame. As a means of flow control when
receiving data, the MAC uses a back-pressure scheme, transmitting a jamming signal to force collisions on
incoming frames transmitted by other stations. Using this back-pressure scheme gives the DS80C400 control of
the network or time to free up needed receive data buffers.
For full-duplex mode operation, the physical media connects the DS80C400 directly to only one other station,
allowing simultaneous transmit and receive activity between the two without risk of collision. Hence, no media-
access method (i.e., CSMA/CD) needs to be used. For full-duplex operation, the flow control mechanism is the
PAUSE control frame. When needing time to free additional receive data buffers, the DS80C400 can initiate a
PAUSE control frame, requesting that the other station suspend transmission attempts for a specified number of
time slots.
Figure 2. Ethernet Controller Block Diagram
MII MANAGEMENT
BLOCK
<SERIAL
INTERFACE BUS TO
EXTERNAL PHY(s)>
MII I/O BLOCK
(TRANSMIT,
RECEIVE, AND
FLOW CONTROL)
CSR REGISTERS
ADDRESS CHECK
BLOCK
POWER MANAGEMENT
BLOCK
M
AC
HO
ST
IN
TE
RF
AC
E
BCU
Tx/Rx BUFFER
MEMORY
(8kB)
EXTERNAL
PHY(s)
DS80C400 ON-CHIP ETHERNET CONTROLLER
DS80C400
CPU
NOTE: WHEN CONNECTING THE DS80C400 TO AN EXTERNAL PHY, DO NOT CONNECT THE RSTOL TO THE RESET OF THE PHY. DOING SO MAY
DISABLE THE ETHERNET TRANSMIT.
相关PDF资料
PDF描述
VE-B43-IX-F1 CONVERTER MOD DC/DC 24V 75W
DS89C450-ENL+ IC MCU FLASH 64KB 33MHZ 44-TQFP
VE-B43-IW-F3 CONVERTER MOD DC/DC 24V 100W
DS89C450-MNL+ IC MCU FLASH 64KB 33MHZ 40-DIP
VE-B43-IW-F2 CONVERTER MOD DC/DC 24V 100W
相关代理商/技术参数
参数描述
DS80C400-FNY+ 功能描述:8位微控制器 -MCU Network MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
DS80C400-KIT 功能描述:EVAL KIT FOR DS80C400 RoHS:否 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:- 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
DS80C400-KIT# 功能描述:开发板和工具包 - 8051 RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
DS80C410 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN
DS80C410_09 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN