参数资料
型号: EP1K50FI256
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA256
封装: 17 X 17 MM, 1 MM PITCH, FINE LINE, BGA-256
文件页数: 27/84页
文件大小: 2224K
代理商: EP1K50FI256
Altera Corporation
33
Preliminary Information
ACEX 1K Programmable Logic Family Data Sheet
Development
13
Tools
Row-to-IOE Connections
When an IOE is used as an input signal, it can drive two separate row
channels. The signal is accessible by all LEs within that row. When an IOE
is used as an output, the signal is driven by a multiplexer that selects a
signal from the row channels. Up to eight IOEs connect to each side of
each row channel (see Figure 16).
Figure 16. ACEX 1K Row-to-IOE Connections
Note:
(1)
The values for m and n are shown in Table 8.
Table 8 lists the ACEX 1K row-to-IOE interconnect resources.
n
Each IOE is driven by an
m-to-1 multiplexer.
Each IOE can drive two
row channels.
IOE8
IOE1
m
Row FastTrack
Interconnect
n
Table 8. ACEX 1K Row-to-IOE Interconnect Resources
Device
Channels per Row
(n)
Row Channels per Pin
(m)
EP1K10
144
18
EP1K30
216
27
EP1K50
216
27
EP1K100
312
39
相关PDF资料
PDF描述
EP1K50FI484 LOADABLE PLD, PBGA484
EP1K50QC208 LOADABLE PLD, PQFP208
EP1K50QI208 LOADABLE PLD, PQFP208
EP1K50TC144 LOADABLE PLD, PQFP144
EP1K50TI144 LOADABLE PLD, PQFP144
相关代理商/技术参数
参数描述
EP1K50FI256-1DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-1F 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-1P 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-2 功能描述:FPGA - 现场可编程门阵列 FPGA - ACEX 1K 360 LABs 186 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256