参数资料
型号: EP1K50FI256
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA256
封装: 17 X 17 MM, 1 MM PITCH, FINE LINE, BGA-256
文件页数: 78/84页
文件大小: 2224K
代理商: EP1K50FI256
8
Altera Corporation
ACEX 1K Programmable Logic Family Data Sheet
Preliminary Information
Figure 1. ACEX 1K Device Block Diagram
ACEX 1K devices provide six dedicated inputs that drive the flipflops’
control inputs and ensure the efficient distribution of high-speed, low-
skew (less than 1.5 ns) control signals. These signals use dedicated routing
channels that provide shorter delays and lower skews than the FastTrack
Interconnect routing structure. Four of the dedicated inputs drive four
global signals. These four global signals can also be driven by internal
logic, providing an ideal solution for a clock divider or an internally
generated asynchronous clear signal that clears many registers in the
device.
I/O Element
(IOE)
Logic Array
Block (LAB)
Row
Interconnect
IOE
Local Interconnect
IOE
Logic Element (LE)
Column
Interconnect
IOE
EAB
Logic
Array
IOE
Embedded Array Block (EAB)
Embedded Array
IOE
Logic Array
IOE
相关PDF资料
PDF描述
EP1K50FI484 LOADABLE PLD, PBGA484
EP1K50QC208 LOADABLE PLD, PQFP208
EP1K50QI208 LOADABLE PLD, PQFP208
EP1K50TC144 LOADABLE PLD, PQFP144
EP1K50TI144 LOADABLE PLD, PQFP144
相关代理商/技术参数
参数描述
EP1K50FI256-1DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-1F 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-1P 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI256-2 功能描述:FPGA - 现场可编程门阵列 FPGA - ACEX 1K 360 LABs 186 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256