参数资料
型号: EP20K100BC196-2
厂商: ALTERA CORP
元件分类: PLD
英文描述: LOADABLE PLD, PBGA196
文件页数: 47/68页
文件大小: 975K
代理商: EP20K100BC196-2
51
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
1.
When the BOD is enabled (by programming the BODLEVEL [2..0] Fuse).
2.
When the bandgap reference is connected to the Analog Comparator (by setting the
ACBG bit in ACSR).
3.
When the ADC is enabled.
4.
When the DAC is enabled.
Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC or the DAC,
the user must always allow the reference to start up before the output from the Analog Compar-
ator or ADC or DAC is used. To reduce power consumption in Power-down mode, the user can
avoid the three conditions above to ensure that the reference is turned off before entering
Power-down mode.
9.1.2
Voltage Reference Characteristics
Note:
1. Values are guidelines only.
Table 9-4.
Internal Voltage Reference Characteristics
Symbol
Parameter
Condition
Min.
Typ.
Max.
Units
VBG
Bandgap reference voltage
1.1
V
tBG
Bandgap reference start-up time
40
s
IBG
Bandgap reference current
consumption
15
A
相关PDF资料
PDF描述
EP20K100BC196-3 LOADABLE PLD, PBGA196
EP20K100BI196-1 LOADABLE PLD, PBGA196
EP20K100BI196-2 LOADABLE PLD, PBGA196
EP20K100BI196-3 LOADABLE PLD, PBGA196
EP20K100BC324-1 LOADABLE PLD, PBGA324
相关代理商/技术参数
参数描述
EP20K100BC356-1 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K100BC356-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100BC356-1V 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K100BC356-2 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K100BC356-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA