- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50415VIZ (Intersil)IC MODULATOR PROGRAMABLE 100MQFP Datasheet资料下载
参数资料
| 型号： | HSP50415VIZ |
| 厂商： | Intersil |
| 文件页数： | 16/29页 |
| 文件大小： | 0K |
| 描述： | IC MODULATOR PROGRAMABLE 100MQFP |
| 标准包装： | 66 |
| 功能： | 调制器 |
| 封装/外壳： | 100-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
HSP50415
WR
TABLE 7. READBACK OF CNTLWORD12
ADDR<2: CDATA<7:
INTERNAL
ADDR<2:0>
0
1
2
3
4
X
0>
0>
CE
RD
WR
OPERATION
5
0x0C
0
1
1
write to addrReg<4:0>
CDATA<7:0>
DD
CC
BB
AA
OC
X
0
0xDD
0
0
x
read CntlWord12<7:0>
1
0xCC
0
0
x
read
CntlWord12<15:8>
CE
2
0xBB
0
0
x
read
CntlWord12<23:16>
RD
3
0xAA
0
0
x
read
CntlWord12<31:24>
FIGURE 20. CONTROL REGISTER LOADING SEQUENCE
There should be at least 4 digital core clock cycles between
writing to address 4 and reloading the MasterReg as the
data from the MasterReg is being downloaded to slave
registers synchronous to the core clock cycles and
synchronization circuitry is required. The frequency of the
WR pin may not exceed CLK/4 (25MHz max for CLK of
100MHz). To readback the value in control word 12, the
following sequence of writes/reads shown in Table 7 should
Writing and reading back the internal RAMs require a
different sequence of writes and reads. Each RAM on the
device is accessible through the uPI, with the FIFO only
having readback capability. The user selects which memory
to access and the access type (read or write) as well as the
address mode by programming the memory configuration bits
in ControlWord 0 as shown in Table 8.
TABLE 8. CONTROL WORD 0 - MEMORY CONTROL BITS
occur. Note that the RD pin is the Three-State control for the
CDATA<7:0> bus with a logic 1 on the RD pin disabling the
output drivers configuring the pins as inputs and a logic 0 on
the RD pin enabling the output drivers making the pins
outputs. The CE pin must be active for any read or write to
the device to be processed. The ADDR<2:0>, CDATA<7:0>
and CE pins when writing to the device (RD=1) ar e
synchronous to the WR pin, but when reading (RD=0), the
ADDR<2:0> and CE pins are not synchronous to the WR
pin, and are actually mux controls to determine which byte of
the read data is output on the CDATA<7:0> bus.:
TABLE 6. SEQUENCE OF WRITES TO LOAD CNTLWORD12
BIT #
7
6
5
4:2
VALUE
x
0
1
0
1
000
001
010
DEFINITION
Not Used
Disable Memory Address Auto Increment Mode -
User must provide address
Auto-Increment Memory Address Mode Active
Memory R/W select: Write to Selected Memory
Memory R/W select: Read from Selected Memory
No Memory Access Active
I channel 64x72-bit coefficient RAM selected
Q channel 64x72-bit coefficient RAM selected
ADDR<2:0> CDATA<7:0> CE
RD
WR
INTERNAL
OPERATION
011
I and Q channel 64x72-bit coefficient RAMs
selected for simultaneous access
0
1
0xDD
0xCC
0
0
1
1
1
1
write to
MasterReg<7:0>
write to
100
101
256x8-bit constellation map RAM selected
256x32-bit FIFO RAM selected
MasterReg<15:8>
110
Not Used
2
0xBB
0
1
1
write to
111
Not Used
MasterReg<23:16>
3
0xAA
0
1
1
write to
1:0
00
Memory Word Select Bits <1:0>, load with 00
prior to starting load sequence
MasterReg<31:24>
4
0x0C
0
1
1
MasterReg<31:0> ->
Once these bits are programmed, the user loads up the
16
cntlWord12<31:0>
masterReg<31:0> using the same sequence as shown in
Table 8 followed by a write to internal address 0x0F to
download the masterReg<31:0> data to the internal memory
word buffer. If auto-increment address mode is selected then
the user does not need to provide the memory address for
the data; the address is generated sequentially internal to
the device. If the 64x72-bit RAMs are selected for the
access, then 72-bits of data must be loaded to the internal
memory buffer per memory address. This is accomplished
FN4559.6
April 23, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
| HTA-300-S | SENSOR CURR 300A -/+15V MOD |
| HTF3000LFPVH | MODULE RH TEMP FREQ OUT MINI |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50A | 制造商:JLWORLD 制造商全称:JLWORLD 功能描述:SPEAKER SOUND GENERATORS |
| HSP50B | 制造商:JLWORLD 制造商全称:JLWORLD 功能描述:SPEAKER SOUND GENERATORS |
| HSP50SA8 | 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE |
| HSP-50SA-8 | 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE |
| HSP-6 | 制造商:Crydom 功能描述:Thrml Mgmt Access Thermal Pad Black 1.49°C.cm2/W 2W/m.K 10Xe2Ohm.cm 制造商:Crydom 功能描述:HSP-6/Thrml Pad for EL Series SSR Non-Adhsve / ROHS: Y |
发布紧急采购，3分钟左右您将得到回复。