参数资料
型号: HSP50415VIZ
厂商: Intersil
文件页数: 4/29页
文件大小: 0K
描述: IC MODULATOR PROGRAMABLE 100MQFP
标准包装: 66
功能: 调制器
封装/外壳: 100-BQFP
包装: 托盘
HSP50415
Pin Descriptions
NAME
VDD
GND
DVDD
DGND
AVDD
AGND
PVDD
PGND
PLLRC
CLK
SYSCLK/2
2XSYMCLK
REFCLK
DIN<15:0>
DATACLK
TXEN
ISTRB
CDATA<7:0>
RD
WR
CE
ADDR<2:0>
INTREQ
RESET
IOUT<13:0>
QOUT<13:0>
FEMPT,
FOVRFL,
FFULL
LOCKDET
IOUTA,
QOUTA
IOUTB,
QOUTB
TYPE
-
-
-
-
-
-
-
-
I
I
O
O
I
I
I
I
I
I/O
I
I
I
I
O
O
O
O
O
O
O
DESCRIPTION
Digital power.
Digital ground.
DAC digital power.
DAC digital ground.
DAC analog power.
DAC analog ground.
PLL analog power.
PLL analog ground.
PLL loop filter provides for the addition of less expensive RC components in place of a crystal oscillator. The
recommended values for this pin are detailed in the ‘System CLK Generation’ section.
System and DAC clock input when APLL not in use, otherwise it is the reference to the APLL.
Sample Clock Divided by Two. All digital output data and status pins are output from this clock. The polarity of
SYSCLK/2 may be programmed via Register 2 bit-3.
Tri-statable Symbol NCO Clock Output Multiplied by Two. The polarity of 2XSYMCLK may be programmed via
register 2 bit-15.
External digital PLL reference clock input.
Data Bus. The DIN<15:0> bus loads the input data.
Asynchronous data clock for DIN<15:0>.
DIN<15:0> may be optionally gated with the TXEN pin (burst mode) or input free-running as defined by register 2
bits 18-17. The polarity of TXEN may be programmed via register 2 bit-5.
Data samples are input as I then Q serially with the ISTRB pin active with the I sample. The polarity of ISTRB may
be programmed via Register 2 bit-4.
μ P Bidirectional Data Bus. The CDATA<7:0> data bus is used for loading the configuration data and sample
vectors for modulation. CDATA7 is the MSB.
μ P Read control input.
μ P Write strobe input.
Chip enable input.
μ P Address Bus. The ADDR<2:0> bus is used for addressing the proper registers for loading the configuration data
and sample vectors for modulation. ADDR2 is the MSB.
Tri-statable Active High Interrupt Request Output. The INTREQ output is enabled via register 2 bit-8. Register 9
bits 6-0 enable individual events for INTREQ.
While the RESET input is asserted (driven low), all processing halts and the WPM is reset. A software reset is also
available via register 10 H .
Tri-statable In-Phase Output Samples. IOUT<13:0> outputs are enabled via register 2 bit-7.
Tri-statable Quadrature Output Samples. QOUT<13:0> outputs are enabled via register 2 bit-6. The QOUT<13:0>
outputs are not available on the MQFP package.
Tri-statable Status Flags for FIFO Level Monitoring. These outputs are enabled via register 2 bits 13-11. FIFO
status thresholds and control are configured via register 2 bits 23-16.
Tri-statable Status Flag of the Digital PLL. This may be used to generate an interrupt request via INTREQ.
The LOCKDET output is enabled via register 2 bit-10.
Current Outputs of the Device. Full scale output current is achieved when all input bits are set to binary 1.
Complementary Current Outputs of the Device. Full scale output current is achieved on the complementary outputs
when all input bits are set to binary 0.
4
FN4559.6
April 23, 2007
相关PDF资料
PDF描述
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
HTA-300-S SENSOR CURR 300A -/+15V MOD
HTF3000LFPVH MODULE RH TEMP FREQ OUT MINI
相关代理商/技术参数
参数描述
HSP50A 制造商:JLWORLD 制造商全称:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP50B 制造商:JLWORLD 制造商全称:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP50SA8 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE
HSP-50SA-8 制造商:RDI 功能描述:SPEAKER 2 ROUND 8 OHMS CLEAR FACE
HSP-6 制造商:Crydom 功能描述:Thrml Mgmt Access Thermal Pad Black 1.49°C.cm2/W 2W/m.K 10Xe2Ohm.cm 制造商:Crydom 功能描述:HSP-6/Thrml Pad for EL Series SSR Non-Adhsve / ROHS: Y