- 您现在的位置：买卖IC网 > PDF目录175497 > HY5TQ1G831ZNFP-S5 (HYNIX SEMICONDUCTOR INC) 128M X 8 DDR DRAM, 0.4 ns, PBGA82 PDF资料下载
参数资料
| 型号： | HY5TQ1G831ZNFP-S5 |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | DRAM |
| 英文描述： | 128M X 8 DDR DRAM, 0.4 ns, PBGA82 |
| 封装： | FBGA-82 |
| 文件页数： | 39/75页 |
| 文件大小： | 774K |
| 代理商： | HY5TQ1G831ZNFP-S5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
Rev. 0.5 /Sep 2007
44
HY5TQ1G431ZNFP
HY5TQ1G831ZNFP
HY5TQ1G631ZNFP
8.2.1 IDD6 Current Definition
8.2.2 IDD6TC Specification (see notes 1~2)
Symbol
Parameter/Condition
IDD6
Normal Temperature Range Self-Refresh Current: CKE
≤ 0.2V; external clock off, CK and CK# at 0V; Other
control and address inputs are FLOATING; Data Bus inputs are FLOATING, PASR disabled.
Applicable for MR2 settings A6 = 0 and A7 = 0.
IDD6ET
Extended Temperature Range Self-Refresh Current: CKE
≤ 0.2V; external clock off, CK and CK# at 0V; Other
control and address inputs are FLOATING; Data Bus inputs are FLOATING, PASR disabled.
Applicable for MR2 settings A6 = 0 and A7 = 1.
IDD6TC
Auto Self-Refresh Current: CKE
≤ 0.2V; external clock off, CK and CK# at 0V; Other control and address inputs
are FLOATING; Data Bus inputs are FLOATING, PASR disabled. Applicable when ASR is enabled by MR2
settings A6 = 1 and A7 = 0.
Symbol
Temperature Range
Value
Unit
Notes
IDD6
0 - 85 oC
mA
3,4
IDD6ET
0 - 95 oC
mA
5,6
IDD6TC
0 oC ~ Ta
mA
6,7,8
Tb ~ Ty
mA
6,7,8
Tz ~ TOPERmax
mA
6,7,8
1. Some IDD currents are higher for x16 organization due to larger page size architecture.
2. Max. values for IDD currents considering worst case conditions of process, temperature and voltage.
3. Applicable for MR2 settings A6=0 and A7=0.
4. Supplier data sheets include a max value for IDD6.
5. Applicable for MR2 settings A6=0 and A7=1. IDD6ET is only specified for devices which support the Extended
Temperature Range feature.
6. Refer to the supplier data sheet for the value specification method (e.g. max, typical) for IDD6ET and IDD6TC
7. Applicable for MR2 settings A6=1 and A7=0. IDD6TC is only specified for devices which support the Auto Self Refresh
feature.
8. The number of discrete temperature ranges supported and the associated Ta - Tz values are supplier/design specific.
Temperature ranges are specified for all supported values of TOPER. Refer to supplier data sheet for more
information.
相关PDF资料 |
PDF描述 |
|---|---|
| HY5V26FLFP-6I | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
| HY62EF16200ASLM-10 | 128K X 16 STANDARD SRAM, 100 ns, PBGA48 |
| HY62KF08802B-SD55I | 1M X 8 STANDARD SRAM, 55 ns, PDSO44 |
| HY62QF16400LLM-120I | 256K X 16 STANDARD SRAM, 120 ns, PBGA48 |
| HY62U16100LT2-15I | 64K X 16 STANDARD SRAM, 150 ns, PDSO44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY5V16CF | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1Mx16|3.3V|4K|H|SDR SDRAM - 16M |
| HY5V16CF-H | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x16 SDRAM |
| HY5V16CF-S | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x16 SDRAM |
| HY5V22(L)F(P)-5 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY5V22(L)F(P)-55 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
发布紧急采购，3分钟左右您将得到回复。