参数资料
型号: ISL62773IRZ-T
厂商: Intersil
文件页数: 16/37页
文件大小: 0K
描述: IC PWM REG MULTIPH AMD 48-QFN
标准包装: 4,000
系列: Robust Ripple Regulator™ (R³)
应用: 控制器,AMD Fusion? SVI 2.0 CPU GPU
输入电压: 4.5 V ~ 25 V
输出数: 2
输出电压: 0.006 V ~ 1.55 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘
供应商设备封装: 48-QFN(6x6)
包装: 带卷 (TR)
ISL62773
1
2
3
4
5
6
7
8
VDD
SVC
SVD
VOTF
SVT
ENABLE
PWROK
Telemetry
Telemetry
V CORE / V CORE_NB
METAL_VID
V_SVI
PGOOD & PGOOD_NB
Interval 1 to 2: ISL62773 waits to POR.
Interval 2 to 3: SVC and SVD are externally set to pre-Metal VID code.
Interval 3 to 4: ENABLE locks pre-Metal VID code. Both outputs soft-start to this level.
Interval 4 to 5: PGOOD signal goes HIGH, indicating proper operation.
Interval 5 to 6: PGOOD and PGOOD_NB high is detected and PWROK is taken high. The ISL62773 is prepared for SVI commands.
Interval 6 to 7: SVC and SVD data lines communicate change in VID code.
Interval 7 to 8: ISL62773 responds to VID-ON-THE-FLY code change and issues a VOTF for positive VID changes.
Post 8: Telemetry is clocked out of the ISL62773.
FIGURE 12. SVI INTERFACE TIMING DIAGRAM: TYPICAL PRE-PWROK METAL VID START-UP
Start-up Timing
With VDD above the POR threshold, the controller start-up
VDD
sequence begins when ENABLE exceeds the logic high threshold.
Figure 13 shows the typical soft-start timing of the Core and
Northbridge VRs. Once the controller registers ENABLE as a high,
the controller checks that state of a few programming pins
during the typical 8ms delay prior to beginning soft-starting the
Core and Northbridge outputs. The pre-PWROK Metal VID is read
from the state of the SVC and SVD pins and programs the DAC,
the programming resistors on COMP, COMP_NB, and FCCM_NB
ENABLE
DAC
PGOOD
PWROK
8ms
SLEW RATE
MetalVID VID COMMAND
VOLTAGE
are read to configure internal drivers, switching frequency, slew
rate, output offsets. These programming resistors are discussed
in subsequent sections. The ISL62773 uses a digital soft-start to
ramp up the DAC to the Metal VID level programmed. The
soft-start slew rate is programmed by the FCCM_NB resistor
which is used to set the VID-on-the-Fly slew rate as well. See “VID-
on-the-Fly Slew Rate Selection” on page 21 for more details on
selecting the FCCM_NB resistor. PGOOD is asserted high at the
end of the soft-start ramp.
16
VIN
FIGURE 13. TYPICAL SOFT-START WAVEFORMS
Voltage Regulation and Load Line
Implementation
After the soft-start sequence, the ISL62773 regulates the output
voltages to the pre-PWROK metal VID programmed, see Table 6.
The ISL62773 controls the no-load output voltage to an accuracy
of ±0.5% over the range of 0.75V to 1.55V. A differential amplifier
allows voltage sensing for precise voltage regulation at the
microprocessor die.
March 7, 2012
FN8263.0
相关PDF资料
PDF描述
ISL6277HRZ IC PWM REG MULTIPH AMD 48-QFN
ISL62870HRUZ-T IC REG CTRLR BUCK PWM 16-TQFN
ISL62872HRUZ-T IC REG CTRLR BUCK PWM 20-TQFN
ISL62873HRUZ-T IC REG CTRLR BUCK PWM 16UTQFN
ISL62875HRUZ-T IC REG CTRLR BUCK PWM 20UTQFN
相关代理商/技术参数
参数描述
ISL6277A 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiphase PWM Regulator for AMD Fusion Mobile CPUs Using SVI 2.0
ISL6277AHRZ 制造商:Intersil Corporation 功能描述:MULTI-OUTPUT CONTROLLER FOR AMD FUSION UP, 6X6 QFN - Rail/Tube 制造商:Intersil Corporation 功能描述:IC PWM REG MULTIPH AMD 48-QFN 制造商:Intersil 功能描述:PWM Regulator for AMD Fusion
ISL6277AHRZ-T 制造商:Intersil Corporation 功能描述:MULTI-OUTPUT CONTROLLER FOR AMD FUSION UP, 6X6 QFN, T&R - Tape and Reel 制造商:Intersil Corporation 功能描述:IC PWM REG MULTIPH AMD 48-QFN 制造商:Intersil 功能描述:PWM Regulator --- for AMD Fusion---
ISL6277AIRZ 功能描述:电流型 PWM 控制器 Multi-output Controller for AMD fusion uP, 6X6 QFN RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL6277AIRZ-T 功能描述:电流型 PWM 控制器 Multi-output Controller for AMD fusion uP, 6X6 QFN, T&R RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14