参数资料
| 型号： | ISL62773IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 25/37页 |
| 文件大小： | 0K |
| 描述： | IC PWM REG MULTIPH AMD 48-QFN |
| 标准包装： | 4,000 |
| 系列： | Robust Ripple Regulator™ (R³) |
| 应用： | 控制器，AMD Fusion? SVI 2.0 CPU GPU |
| 输入电压： | 4.5 V ~ 25 V |
| 输出数： | 2 |
| 输出电压： | 0.006 V ~ 1.55 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（6x6） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
ISL62773
VID
VID bits [7:1]
bit [0]
SVC
1
2
3
4
5
6
7
8
9
10
11
12
13
1 4
15
16
17
18
19
20
21
22
23
24
25
26
27
SVD
ACK
ACK
ACK
FIGURE 19. SVD PACKET STRUCTURE
SVI Bus Protocol
The AMD processor bus protocol is compliant with SMBus send
byte protocol for VID transactions. The AMD SVD packet structure
is shown in Figure 19. The description of what each bit of the
three bytes that make up the SVI command are shown in Table 8.
During a transaction, the processor sends the start sequence
followed by each of the three bytes, which end with an optional
acknowledge bit. The ISL62773 does not drive the SVD line
during the ACK bit. Finally, the processor sends the stop
sequence. After the ISL62773 has detected the stop, it can then
proceed with the commanded action from the transaction.
TABLE 8. SVD DATA PACKET
PSI1_L in this mode results in Channel 1 entering diode
emulation mode.
For the Northbridge VR operating in 2-phase mode, when PSI0_L
is asserted Channel 2 is tri-stated to boost efficiency. When
PSI1_L is asserted Channel 1 enters diode emulation mode to
further boost efficiency.
It is possible for the processor to assert or deassert PSI0_L and
PSI1_L out of order. PSI0_L takes priority over PSI1_L. If PSI0_L
is deasserted while PSI1_L is still asserted, the ISL62773 will
return the selected VR back full channel CCM operation.
TABLE 9. PSI0_L, PSI1_L AND TFN DEFINITION
BITS
1:5
6
7
8
9
10
DESCRIPTION
Always 11000b
Core domain selector bit, if set then the following data byte
contains VID, power state, telemetry control, load line trim and
offset trim apply to the Core VRwer4444.
Northbridge domain selector bit, if set then the following data
byte contains VID, power state, telemetry control, load line trim
and offset trim apply to the Northbridge VR.
Always 0b
Acknowledge Bit
PSI0_L
FUNCTION
PSI0_L
PSI1_L
TFN
Bit
10
20
21
DESCRIPTION
Power State Indicate level 0. When this signal is
asserted (active Low) the processor is in a low
enough power state for the ISL62773 to take action
to boost efficiency by dropping phases.
Power State Indicate level 1. When this signal is
asserted (active Low) the processor is in a low
enough power state for the ISL62773 to take
additional action to boost efficiency beyond that
taken with PSI0_L asserted.
Telemetry Functionality. This is an active high signal
that allows the processor to control the telemetry
functionality of the VR.
11:17 VID Code bits [7:1]
The TFN bit along with the Core and Northbridge domain selector
18
19
20
Acknowledge Bit
VID Code bit [0]
PSI1_L
bits are used by the processor to change the functionality of
telemetry, see Table 10 for more information.
TABLE 10. TFN TRUTH TABLE
21
TFN (Telemetry Functionality)
TFN, Core, NB
bits [21,6,7]
DESCRIPTION
22:24 Load Line Slope Trim
25:26 Offset Trim [1:0]
27 Acknowledge Bit
Power States and Telemetry
SVI2 defines two power state indicator levels, see Table 9. As
processor current consumption is reduces the power state
indicator level increases starting with 0.
For the Core VR operating in 3-phase mode, when PSI0_L is
asserted Channel 3 is tri-stated to boost efficiency. When PSI1_L
is asserted, Channel 2 is tri-stated and Channel 1 enters diode
emulation mode to further boost efficiency. In 2-phase mode,
when PSI0_L is asserted, Channel 2 is tri-stated. Asserting
25
1,0,1
1,0,0
1,1,0
1,1,1
Telemetry is in voltage and current mode. Therefore,
voltage and current are sent for VDD and VDDNB
domains by the controller.
Telemetry is in voltage mode only. Only the voltage of
VDD and VDDNB domains is sent by the controller.
Telemetry is disabled.
Reserved
March 7, 2012
FN8263.0
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6277HRZ | IC PWM REG MULTIPH AMD 48-QFN |
| ISL62870HRUZ-T | IC REG CTRLR BUCK PWM 16-TQFN |
| ISL62872HRUZ-T | IC REG CTRLR BUCK PWM 20-TQFN |
| ISL62873HRUZ-T | IC REG CTRLR BUCK PWM 16UTQFN |
| ISL62875HRUZ-T | IC REG CTRLR BUCK PWM 20UTQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6277A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiphase PWM Regulator for AMD Fusion Mobile CPUs Using SVI 2.0 |
| ISL6277AHRZ | 制造商:Intersil Corporation 功能描述:MULTI-OUTPUT CONTROLLER FOR AMD FUSION UP, 6X6 QFN - Rail/Tube 制造商:Intersil Corporation 功能描述:IC PWM REG MULTIPH AMD 48-QFN 制造商:Intersil 功能描述:PWM Regulator for AMD Fusion |
| ISL6277AHRZ-T | 制造商:Intersil Corporation 功能描述:MULTI-OUTPUT CONTROLLER FOR AMD FUSION UP, 6X6 QFN, T&R - Tape and Reel 制造商:Intersil Corporation 功能描述:IC PWM REG MULTIPH AMD 48-QFN 制造商:Intersil 功能描述:PWM Regulator --- for AMD Fusion--- |
| ISL6277AIRZ | 功能描述:电流型 PWM 控制器 Multi-output Controller for AMD fusion uP, 6X6 QFN RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6277AIRZ-T | 功能描述:电流型 PWM 控制器 Multi-output Controller for AMD fusion uP, 6X6 QFN, T&R RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。