- 您现在的位置：买卖IC网 > PDF目录20679 > ISL6329CRZ (Intersil)IC CTRLR PWM SYNC BUCK DL 60QFN PDF资料下载
参数资料
| 型号： | ISL6329CRZ |
| 厂商： | Intersil |
| 文件页数： | 19/38页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM SYNC BUCK DL 60QFN |
| 标准包装： | 43 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 0.0125 V ~ 1.55 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | * |
| 封装/外壳： | * |
| 供应商设备封装： | * |
| 包装： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
ISL6329
TABLE 3. DRPCTRL FUNCTIONALITY
V OUT
RESISTOR VALUE
CORE DROOP
NB DROOP
100k Ω
50k Ω
Disabled
Disabled
Disabled
Enabled
+
V OFS
-
R FB
VREF
E/A
20k Ω
0 Ω
Enabled
Enabled
Enabled
Disabled
FB
I OFS
Output-Voltage Offset Programming
The ISL6329 allows the designer to accurately adjust the offset
voltage by connecting a resistor, R OFS , from the OFS pin to VCC or
GND. When R OFS is connected between OFS and VCC, the voltage
across it is regulated to 1.6V. This causes a proportional current
(I OFS ) to flow into the FB pin and out of the OFS pin. If R OFS is
connected to ground, the voltage across it is regulated to 0.3V,
+
-
+
1.6V
and I OFS flows into the OFS pin and out of the FB pin. The offset
current flowing through the resistor between VDIFF and FB will
generate the desired offset voltage which is equal to the product
(I OFS x R FB ). These functions are shown in Figures 9 and 10.
R OFS
OFS
GND
ISL6329
-
GND
0.3V
VCC
Once the desired output offset voltage has been determined, use
the following formulas to set R OFS :
For Positive Offset (connect R OFS to GND):
FIGURE 10. POSITIVE OFFSET OUTPUT VOLTAGE PROGRAMMING
Dynamic VID
The AMD processor does not step the output voltage commands
R OFS = --------------------------
R OFS = --------------------------
0.3 × R FB
V OFFSET
For Negative Offset (connect R OFS to VCC):
1.6 × R FB
V OFFSET
VDIFF
(EQ. 18)
(EQ. 19)
up or down to the target voltage, but instead passes only the
target voltage to the ISL6329 through the SVI interface. The
ISL6329 manages the resulting VID-on-the-Fly transition in a
controlled manner, supervising a safe output voltage transition
without discontinuity or disruption. The ISL6329 slews the DAC at
2.8mV/ μ s until the DAC and target voltage are equal. Thus, the
total time required for a dynamic VID transition is dependent only
on the size of the DAC change. The slew rate can be adjusted
through the I 2 C interface (see “I 2 C Bus Interface” on page 23).
-
V OFS
+
R FB
FB
VREF
E/A
Advanced Adaptive Zero Shoot-Through
Deadtime Control (Patent Pending)
The integrated drivers incorporate a unique adaptive deadtime
control technique to minimize deadtime, resulting in high efficiency
from the reduced freewheeling time of the lower MOSFET body-
I OFS
VCC
diode conduction, and to prevent the upper and lower MOSFETs
from conducting simultaneously. This is accomplished by ensuring
either rising gate turns on its MOSFET with minimum and sufficient
delay after the other has turned off.
During turn-off of the lower MOSFET, the PHASE voltage is
monitored until it reaches a -0.3V/+0.8V (forward/reverse inductor
R OFS
OFS
ISL6329
+
-
0.3V
-
+
1.6V
current). At this time the UGATE is released to rise. An auto-zero
comparator is used to correct the r DS(ON) drop in the phase voltage
preventing false detection of the -0.3V phase level during r DS(ON)
conduction period. In the case of zero current, the UGATE is released
after 35ns delay of the LGATE dropping below 0.5V. When LGATE
GND
VCC
first begins to transition low, this quick transition can disturb the
PHASE node and cause a false trip, so there is 20ns of blanking
FIGURE 9. NEGATIVE OFFSET OUTPUT VOLTAGE PROGRAMMING
19
time once LGATE falls until PHASE is monitored.
Once the PHASE is high, the advanced adaptive shoot-through
circuitry monitors the PHASE and UGATE voltages during a PWM
falling edge and the subsequent UGATE turn-off. If either the
UGATE falls to less than 1.75V above the PHASE or the PHASE
falls to less than +0.8V, the LGATE is released to turn-on.
FN7800.0
April 19, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| RSO-123.3DZ/H2 | CONV DC/DC 1W 4.5-18V +/-3.3VOUT |
| ISL6534CVZ-T | IC REG 3OUT BCK/LINEAR 24EPTSSOP |
| ASM31DRMI | CONN EDGECARD 62POS .156 SQ WW |
| GEM28DRKN | CONN EDGECARD 56POS DIP .156 SLD |
| EL7513IYZ-T13 | IC LED DRIVR WHITE BCKLGT 8-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6329CRZ-T | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6329EVAL1Z | 制造商:Intersil Corporation 功能描述:ISL6329 EVALUATION BOARD - 60 LEAD - QFN - ROHS COMPLIANT - Bulk |
| ISL6329IRZ | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6329IRZ-T | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6333ACRZ | 功能描述:IC CTRLR PWM 3PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。