- 您现在的位置：买卖IC网 > PDF目录16742 > ISPPAC-POWR1208-01TN44I (Lattice Semiconductor Corporation)IC ISP POWER MGR ANLG/LOG 44TQFP PDF资料下载
参数资料
| 型号： | ISPPAC-POWR1208-01TN44I |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 21/35页 |
| 文件大小： | 0K |
| 描述： | IC ISP POWER MGR ANLG/LOG 44TQFP |
| 标准包装： | 160 |
| 系列： | ispPAC® |
| 应用： | 电源监控器，序列发生器 |
| 输入电压： | 0 V ~ 6 V |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电流 - 电源： | 10mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
Lattice Semiconductor
ispPAC-POWR1208 Data Sheet
IEEE Standard 1149.1 Interface
Communication with the ispPAC-POWR1208 is facilitated via an IEEE 1149.1 test access port (TAP). It is used by
the ispPAC-POWR1208 as a serial programming interface, and not for boundary scan test purposes. There are no
boundary scan logic registers in the ispPAC-POWR1208 architecture. This does not prevent the ispPAC-
POWR1208 from functioning correctly, however, when placed in a valid serial chain with other IEEE 1149.1 compli-
ant devices. Since the ispPAC-POWR1208 is used to powerup other devices, it should be programmed in a sepa-
rate chain from PLDs, FPGAs or other JTAG devices.
A brief description of the ispPAC-POWR1208 serial interface follows. For complete details of the reference speci?-
cation, refer to the publication, Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-1990
(which now includes IEEE Std 1149.1a-1993).
Overview
An IEEE 1149.1 test access port (TAP) provides the control interface for serially accessing the digital I/O of the isp-
PAC-POWR1208. The TAP controller is a state machine driven with mode and clock inputs. Under the correct pro-
tocol, instructions are shifted into an instruction register, which then determines subsequent data input, data
output, and related operations. Device programming is performed by addressing various registers, shifting data in,
and then executing the respective program instruction. The programming instructions transfer the data into internal
E 2 CMOS memory. It is these non-volatile memory cells that determine the con?guration of the ispPAC-POWR1208.
By cycling the TAP controller through the necessary states, data can also be shifted out of the various registers to
verify the current ispPAC-POWR1208 con?guration. Instructions exist to access all data registers and perform
internal control operations.
For compatibility between compliant devices, two data registers are mandated by the IEEE 1149.1 speci?cation.
Other registers are functionally speci?ed, but inclusion is strictly optional. Finally, there are provisions for optional
user data registers that are de?ned by the manufacturer. The two required registers are the bypass and boundary-
scan registers. For ispPAC-POWR1208, the bypass register is a 1-bit shift register that provides a short path
through the device when boundary testing or other operations are not being performed. The ispPAC-POWR1208,
as mentioned earlier has no boundary-scan logic and therefore no boundary scan register. All instructions relating
to boundary scan operations place the ispPAC-POWR1208 in the BYPASS mode to maintain compliance with the
speci?cation.
The optional identi?cation (IDCODE) register described in IEEE 1149.1 is also included in the ispPAC-POWR1208.
Six additional user data registers are included in the TAP of the ispPAC-POWR1208 as shown in Figure 1-10. Most
of these additional registers are used to program and verify the analog con?guration (CFG) and PLD bits. A status
register is also provided to read the status of the twelve analog comparators.
1-20
相关PDF资料 |
PDF描述 |
|---|---|
| ES1000-NO.4-B7-X-75MM | HEAT SHRINK TUBING |
| EBM36DCTS | CONN EDGECARD 72POS DIP .156 SLD |
| FSLBOT | KIT TOWER MECH BOARD |
| SN65LVDS31-33EVM | EVAL MOD FOR SN65LVDS31/33 |
| 4426R-3 | INDUCTOR AIR CORE 8.0NH SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISPPAC-POWR1208-01TN44I7R | 制造商:Lattice Semiconductor Corporation 功能描述: |
| ISPPAC-POWR1208P1 | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Precision Monitor |
| ISPPACPOWR1208P101T44I | 制造商:Lattice Semiconductor Corporation 功能描述: |
| ISPPAC-POWR1208P1-01T44I | 功能描述:监控电路 PROGRAMMABLE PWR SUPPLY CONTR RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISPPAC-POWR1208P1-01TN44I | 功能描述:监控电路 PROGRAMMABLE PWR SUPPLY CONTR RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。