- 您现在的位置：买卖IC网 > PDF目录1223 > KIT33982CEVBE (Freescale Semiconductor)KIT EVAL 33982 HIGH SIDE SWITCH PDF资料下载
参数资料
| 型号： | KIT33982CEVBE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 19/36页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL 33982 HIGH SIDE SWITCH |
| 标准包装： | 1 |
| 主要目的： | 电源管理，高端驱动器（内部 FET） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | MC33982 |
| 主要属性： | 输出电流监控，2 个 SPI 可选电流比 |
| 次要属性： | 过电流限制SPI控制，开路负载侦测，输出开/关，转换速率 |
| 已供物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
The 33982 has four operating modes: Sleep, Normal,
Fault, and Fail-safe. Table 6 summarizes details contained in
succeeding paragraphs.
Table 6. Fail-safe Operation and Transitions to Other
33982 Modes
transitions from Logic [0] to Logic [1]. The WAKE input is
capable of being pulled up to V PWR with a series of limiting
resistance that limits the internal clamp current.
The watchdog timeout is a multiple of an internal oscillator
and is specified in Table 15 . As long as the WD bit (D7) of an
incoming SPI message is toggled within the minimum
Mode
FS
WAKE
RST WDTO
Comments
watchdog timeout period (WDTO), based on the
programmed value of the WDR the device will operate
Sleep
x
0
0
x
Device is in Sleep mode.
normally. If an internal watchdog timeout occurs before the
All outputs are OFF.
WD bit, the device will revert to a Fail-safe mode until the
Normal
Fault
Fail-
safe
1
0
0
1
1
1
1
x
1
x
0
1
0
1
1
x
1
1
1
1
0
No
No
Yes
Normal mode. Watchdog
is active if enabled.
The device is currently in
Fault mode. The faulted
output is OFF.
Watchdog has timed out
and the device is in Fail-
safe mode. The output is
as configured with the
RFS resistor connected
to FSI. RST and WAKE
must be transitioned to
Logic [0] simultaneously
device is reinitialized.
During the Fail-safe mode, the output will be ON or OFF
depending upon the resistor RFS connected to the FSI pin,
regardless of the state of the various direct inputs and modes
except for over-current high and low detection levels and
timing, which are reset to their default value (SOCL, SOCH,
OCLT). The watchdog, over-voltage, over-temperature, and
over-current circuitry (with default value for this one) are fully
operational.
Table 7. Output State During Fail-safe Mode
RFS (k ? ) High Side State
x = Don’t care.
to bring the device out of
the Fail-safe mode or
momentarily tied the FSI
pin to ground.
0
10
30
Fail-safe Mode Disabled
HS OFF
HS ON
SLEEP MODE
The default mode of the 33982 is the Sleep mode. This is
the state of the device after first applying battery voltage
(V PWR ), prior to any I/O transitions. This is also the state of
the device when the WAKE and RST are both Logic [0]. In the
Sleep mode, the output and all unused internal circuitry, such
as the internal 5.0 V regulator, are off to minimize current
draw. In addition, all SPI-configurable features of the device
are as if set to Logic [0]. The device will transition to the
Normal or Fail-safe operating modes based on the WAKE
NORMAL MODE
The 33982 is in Normal mode when:
? V PWR is within the normal voltage range.
? RST pin is Logic [1].
? No fault has occurred.
FAIL-SAFE MODE AND WATCHDOG
The Fail-safe mode can be detected by monitoring the
WDTO bit D2 of the WDR register. This bit is Logic [1] when
the device is in Fail-safe mode. The device can be brought
out of the Fail-safe mode by transitioning the WAKE and RST
pins from Logic [1] to Logic [0] or forcing the FSI pin to
Logic [0]. Table 6 summarizes the various methods for
resetting the device from the latched Fail-safe mode.
If the FSI pin is tied to GND, the Watchdog Fail-safe
operation is disabled.
LOSS OF V DD
If the external 5.0 V supply is not within specification, or
even disconnected, all register content is reset. The output
can still be driven by the direct input IN. The 33982 uses the
battery input to power the output MOSFET related current
sense circuitry, and any other internal Logic, providing fail-
safe device operation with no V DD supplied. In this state, the
watchdog, over-voltage, over-temperature, and over-current
circuitry are fully operational with default values. Current
recopy is active with the default current recopy value.
If the FSI input is not grounded, the watchdog timeout
detection is active when either the WAKE or RST input pin
33982
Analog Integrated Circuit Device Data ?
Freescale Semiconductor
19
相关PDF资料 |
PDF描述 |
|---|---|
| KIT33984CEVBE | KIT EVAL 33984 HIGH SIDE SWITCH |
| KIT33988CEVBE | KIT EVAL 33988 HIGH SIDE SWITCH |
| KIT33996EKEVB | KIT EVAL 33996 16OUTPUT SW W/SPI |
| KIT34673EPEVBE | KIT EVALUATION FOR MC34673 |
| KIT34674EPEVBE | KIT EVAL BOARD 10CH LED BACKLGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KIT33982PNAEVB | 功能描述:电源管理IC开发工具 SPSS HIGH-SIDE SWTCH RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33984CEVBE | 功能描述:电源管理IC开发工具 4.0 M HIGH-SIDE SW RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33984PNAEVB | 功能描述:电源管理IC开发工具 33984 - SPD4 EVAL KIT RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33988CEVBE | 功能描述:电源管理IC开发工具 HIGH SIDE SWITCH (8.0M) RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33989DWEVB | 功能描述:界面开发工具 33989DW HS SBC EVAL KIT RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。